OpenCores
URL https://opencores.org/ocsvn/fpz8/fpz8/trunk

Subversion Repositories fpz8

[/] [FPz8.asm.rpt] - Blame information for rev 3

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 fabiop
Assembler report for FPz8
2
Thu Nov 10 23:29:59 2016
3
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
4
 
5
 
6
---------------------
7
; Table of Contents ;
8
---------------------
9
  1. Legal Notice
10
  2. Assembler Summary
11
  3. Assembler Settings
12
  4. Assembler Generated Files
13
  5. Assembler Device Options: E:/VHDL/FPZ8/FPz8.sof
14
  6. Assembler Device Options: E:/VHDL/FPZ8/FPz8.pof
15
  7. Assembler Messages
16
 
17
 
18
 
19
----------------
20
; Legal Notice ;
21
----------------
22
Copyright (C) 1991-2010 Altera Corporation
23
Your use of Altera Corporation's design tools, logic functions
24
and other software and tools, and its AMPP partner logic
25
functions, and any output files from any of the foregoing
26
(including device programming or simulation files), and any
27
associated documentation or information are expressly subject
28
to the terms and conditions of the Altera Program License
29
Subscription Agreement, Altera MegaCore Function License
30
Agreement, or other applicable license agreement, including,
31
without limitation, that your use is for the sole purpose of
32
programming logic devices manufactured by Altera and sold by
33
Altera or its authorized distributors.  Please refer to the
34
applicable agreement for further details.
35
 
36
 
37
 
38
+---------------------------------------------------------------+
39
; Assembler Summary                                             ;
40
+-----------------------+---------------------------------------+
41
; Assembler Status      ; Successful - Thu Nov 10 23:29:59 2016 ;
42
; Revision Name         ; FPz8                                  ;
43
; Top-level Entity Name ; CPU                                   ;
44
; Family                ; Cyclone II                            ;
45
; Device                ; EP2C8T144C6                           ;
46
+-----------------------+---------------------------------------+
47
 
48
 
49
+--------------------------------------------------------------------------------------------------------+
50
; Assembler Settings                                                                                     ;
51
+-----------------------------------------------------------------------------+----------+---------------+
52
; Option                                                                      ; Setting  ; Default Value ;
53
+-----------------------------------------------------------------------------+----------+---------------+
54
; Use smart compilation                                                       ; On       ; Off           ;
55
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation  ; On       ; On            ;
56
; Enable compact report table                                                 ; Off      ; Off           ;
57
; Generate compressed bitstreams                                              ; On       ; On            ;
58
; Compression mode                                                            ; Off      ; Off           ;
59
; Clock source for configuration device                                       ; Internal ; Internal      ;
60
; Clock frequency of the configuration device                                 ; 10 MHZ   ; 10 MHz        ;
61
; Divide clock frequency by                                                   ; 1        ; 1             ;
62
; Auto user code                                                              ; Off      ; Off           ;
63
; Use configuration device                                                    ; On       ; On            ;
64
; Configuration device                                                        ; Auto     ; Auto          ;
65
; Configuration device auto user code                                         ; Off      ; Off           ;
66
; Generate Tabular Text File (.ttf) For Target Device                         ; Off      ; Off           ;
67
; Generate Raw Binary File (.rbf) For Target Device                           ; Off      ; Off           ;
68
; Generate Hexadecimal (Intel-Format) Output File (.hexout) for Target Device ; Off      ; Off           ;
69
; Hexadecimal Output File start address                                       ; 0        ; 0             ;
70
; Hexadecimal Output File count direction                                     ; Up       ; Up            ;
71
; Release clears before tri-states                                            ; Off      ; Off           ;
72
; Auto-restart configuration after error                                      ; On       ; On            ;
73
; Maintain Compatibility with All Cyclone II M4K Versions                     ; On       ; On            ;
74
; Generate Serial Vector Format File (.svf) for Target Device                 ; Off      ; Off           ;
75
; Generate a JEDEC STAPL Format File (.jam) for Target Device                 ; Off      ; Off           ;
76
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; Off      ; Off           ;
77
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; On       ; On            ;
78
+-----------------------------------------------------------------------------+----------+---------------+
79
 
80
 
81
+---------------------------+
82
; Assembler Generated Files ;
83
+---------------------------+
84
; File Name                 ;
85
+---------------------------+
86
; E:/VHDL/FPZ8/FPz8.sof     ;
87
; E:/VHDL/FPZ8/FPz8.pof     ;
88
+---------------------------+
89
 
90
 
91
+-------------------------------------------------+
92
; Assembler Device Options: E:/VHDL/FPZ8/FPz8.sof ;
93
+----------------+--------------------------------+
94
; Option         ; Setting                        ;
95
+----------------+--------------------------------+
96
; Device         ; EP2C8T144C6                    ;
97
; JTAG usercode  ; 0xFFFFFFFF                     ;
98
; Checksum       ; 0x004994AA                     ;
99
+----------------+--------------------------------+
100
 
101
 
102
+-------------------------------------------------+
103
; Assembler Device Options: E:/VHDL/FPZ8/FPz8.pof ;
104
+--------------------+----------------------------+
105
; Option             ; Setting                    ;
106
+--------------------+----------------------------+
107
; Device             ; EPCS4                      ;
108
; JTAG usercode      ; 0x00000000                 ;
109
; Checksum           ; 0x069D3EDA                 ;
110
; Compression Ratio  ; 2                          ;
111
+--------------------+----------------------------+
112
 
113
 
114
+--------------------+
115
; Assembler Messages ;
116
+--------------------+
117
Info: *******************************************************************
118
Info: Running Quartus II Assembler
119
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
120
    Info: Processing started: Thu Nov 10 23:29:57 2016
121
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off FPz8 -c FPz8
122
Info: Writing out detailed assembly data for power analysis
123
Info: Assembler is generating device programming files
124
Info: Quartus II Assembler was successful. 0 errors, 0 warnings
125
    Info: Peak virtual memory: 196 megabytes
126
    Info: Processing ended: Thu Nov 10 23:29:59 2016
127
    Info: Elapsed time: 00:00:02
128
    Info: Total CPU time (on all processors): 00:00:01
129
 
130
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.