OpenCores
URL https://opencores.org/ocsvn/RISCMCU/RISCMCU/trunk

Subversion Repositories RISCMCU

[/] [RISCMCU/] [trunk/] [asm/] [readme.txt] - Blame information for rev 28

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 yapzihe
-----
2
FILES
3
-----
4 18 yapzihe
 
5 27 yapzihe
readme.txt              This file
6
simple_calculator.asm   A simple calculator program which I use to test RISCMCU
7
memory_game.asm         A simple memory game which I use to test RISCMCU
8
riscmcu.inc             AVR Assembler include file for this RISCMCU
9
riscmcu.aio             AVR Studio I/O View setting file for RISCMCU
10
counter.asm             Simulation DEMO program for RISCMCU, which is
11
                          the program contains in program.mif in the vhdl directory
12
                          and the program the MCU run in the simulation waveform (simulation directory)
13
counter.lst             List file for counter.asm
14
 
15
 
16
 
17
-----------------
18
AVR Assember 1.30
19
-----------------
20
 
21 18 yapzihe
Click on 'Options...' Menu
22
1. Select 'Generic Format' under the Output file format (MUST for HEX2MIF to work!)
23
2. Check the 'Save before assemble' box.
24
 
25
riscmcu.inc     Include File for *.ASM (I/O register and bit definition for this design)
26
 
27
With an ASM file and the riscmcu.inc file, AVR Assembler generates
28
 
29
*.hex           Hex file : used by HEX2MIF
30
*.lst           Listing file
31
*.obj           Object file : used by AVR Studio for simulation
32
 
33
 
34 27 yapzihe
--------------
35
AVR Studio 3.0
36
--------------
37 18 yapzihe
 
38
Open the OBJ file, set
39
 
40
Prog.Memory             512
41
Data Memory             256*
42
EEPROM                  0
43
I/O Size                64
44
Hardware Stack          check
45
Levels                  4
46
Map I/O in Data Area    check
47
Frequency               any
48
 
49
You can go to Simulator Options (under Options menu) to set this anytime.
50
 
51
Then press
52
ALT-0   Registers View
53
ALT-4   New Memory View
54 27 yapzihe
ALT-5   New I/O View, choose riscmcu.aio
55 18 yapzihe
 
56
* The design only have 128 bytes of data RAM, but the simulator can not display the 128 locations when I put 128. 256 works, just ignored anything after the valid 128 byes.
57
 
58
 
59
 
60
 
61
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.