OpenCores
URL https://opencores.org/ocsvn/RISCMCU/RISCMCU/trunk

Subversion Repositories RISCMCU

[/] [RISCMCU/] [trunk/] [asm/] [readme.txt] - Blame information for rev 18

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 18 yapzihe
------------
2
AVR Assember
3
------------
4
 
5
Click on 'Options...' Menu
6
1. Select 'Generic Format' under the Output file format (MUST for HEX2MIF to work!)
7
2. Check the 'Save before assemble' box.
8
 
9
calc.asm        Simple Calculator Source Code
10
memgame.asm     Simple Memory Game Source Code
11
riscmcu.inc     Include File for *.ASM (I/O register and bit definition for this design)
12
 
13
With an ASM file and the riscmcu.inc file, AVR Assembler generates
14
 
15
*.hex           Hex file : used by HEX2MIF
16
*.lst           Listing file
17
*.obj           Object file : used by AVR Studio for simulation
18
 
19
 
20
----------
21
AVR Studio
22
----------
23
 
24
Open the OBJ file, set
25
 
26
Prog.Memory             512
27
Data Memory             256*
28
EEPROM                  0
29
I/O Size                64
30
Hardware Stack          check
31
Levels                  4
32
Map I/O in Data Area    check
33
Frequency               any
34
 
35
You can go to Simulator Options (under Options menu) to set this anytime.
36
 
37
Then press
38
ALT-0   Registers View
39
ALT-4   New Memory View
40
ALT-5   New I/O View, choose riscmcu.aio**
41
 
42
* The design only have 128 bytes of data RAM, but the simulator can not display the 128 locations when I put 128. 256 works, just ignored anything after the valid 128 byes.
43
** External interrupt can not be simulated because the design mapped the external interrupt pin to D7 but the simulator map it to pin D2 (according to AT90S1200).
44
 
45
 
46
-------
47
HEX2MIF
48
-------
49
 
50
calc.mif        Simple Calculator MIF file
51
game.mif        Simple Memory Game MIF file
52
 
53
Both generated from the hex file by HEX2MIF to 'program.mif', then I rename it to reflect its application
54
 
55
 
56
 
57
 
58
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.