URL https://opencores.org/ocsvn/RISCMCU/RISCMCU/trunk

Subversion Repositories RISCMCU

[/] [RISCMCU/] [trunk/] [asm/] [riscmcu.inc] - Blame information for rev 28

Details | Compare with Previous | View Log


 
;***** I/O Register Definitions
 
.equ    SREG    =$3f
.equ    GIMSK   =$3b
.equ    TIMSK   =$39
.equ    TIFR    =$38
.equ    MCUCR   =$35
.equ    TCCR0   =$33
.equ    TCNT0   =$32
 
.equ    PORTB   =$18
.equ    DDRB    =$17
.equ    PINB    =$16
.equ    PORTC   =$15
.equ    DDRC    =$14
.equ    PINC    =$13
.equ    PORTD   =$12
.equ    DDRD    =$11
.equ    PIND    =$10
 
 
;***** Bit Definitions
 
.equ    INT0    =6
 
.equ    TOIE0   =1
 
.equ    TOV0    =1
 
.equ    ISC01   =1
.equ    ISC00   =0
 
.equ    CS02    =2
.equ    CS01    =1
.equ    CS00    =0
 
.def    ZP      =r30
 

Line No.	Rev	Author	Line
1	18	yapzihe
2			`;***** I/O Register Definitions`
3
4			`.equ SREG =$3f`
5			`.equ GIMSK =$3b`
6			`.equ TIMSK =$39`
7			`.equ TIFR =$38`
8			`.equ MCUCR =$35`
9			`.equ TCCR0 =$33`
10			`.equ TCNT0 =$32`
11
12			`.equ PORTB =$18`
13			`.equ DDRB =$17`
14			`.equ PINB =$16`
15			`.equ PORTC =$15`
16			`.equ DDRC =$14`
17			`.equ PINC =$13`
18			`.equ PORTD =$12`
19			`.equ DDRD =$11`
20			`.equ PIND =$10`
21
22
23			`;***** Bit Definitions`
24
25			`.equ INT0 =6`
26
27			`.equ TOIE0 =1`
28
29			`.equ TOV0 =1`
30
31			`.equ ISC01 =1`
32			`.equ ISC00 =0`
33
34			`.equ CS02 =2`
35			`.equ CS01 =1`
36			`.equ CS00 =0`
37
38			`.def ZP =r30`
39

Browse

Tools

Subversion Repositories RISCMCU

[/] [RISCMCU/] [trunk/] [asm/] [riscmcu.inc] - Blame information for rev 28