OpenCores
URL https://opencores.org/ocsvn/RISCMCU/RISCMCU/trunk

Subversion Repositories RISCMCU

[/] [RISCMCU/] [trunk/] [vhdl/] [program.mif] - Blame information for rev 28

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 yapzihe
-- Refer to counter.asm and counter.lst in the asm directory
2
 
3 8 yapzihe
width = 16;
4
depth = 512;
5
 
6
address_radix = hex;
7
data_radix = hex;
8
 
9
content begin
10
[0..1ff]: 0;
11
 
12
000000:c002;
13 20 yapzihe
000001:9508;
14
000002:9508;
15
000003:2733;
16
000004:9530;
17
000005:bb37;
18
000006:bb34;
19
000007:bb31;
20
000008:e003;
21
000009:bb08;
22
00000a:950a;
23
00000b:3000;
24
00000c:f7e1;
25
00000d:2733;
26
00000e:9513;
27
00000f:9513;
28
000010:9513;
29
000011:bb15;
30
000012:5011;
31
000013:1313;
32
000014:cffc;
33
000015:2722;
34
000016:5f2d;
35
000017:bb22;
36
000018:952a;
37
000019:b73f;
38
00001a:ff31;
39
00001b:cffb;
40
00001c:cfff;
41
00001d:9478;
42
00001e:9468;
43 8 yapzihe
 
44
 
45
end;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.