URL https://opencores.org/ocsvn/RISCMCU/RISCMCU/trunk

Subversion Repositories RISCMCU

[/] [RISCMCU/] [trunk/] [vhdl/] [ram.mif] - Blame information for rev 28


width = 8;
depth = 256;
 
address_radix = hex;
data_radix = hex;
 
content begin
[0..ff]: 0;
 
end;