1 |
19 |
dilbert57 |
----------------------------------------------------------------
|
2 |
|
|
--
|
3 |
|
|
-- Character generator ROM
|
4 |
|
|
--
|
5 |
|
|
-- 7 pixels x 11 rows x 128 characters.
|
6 |
|
|
--
|
7 |
|
|
-- Last Updated
|
8 |
|
|
-- 18th Oct 2004
|
9 |
|
|
-- J. E. Kent.
|
10 |
|
|
----------------------------------------------------------------
|
11 |
|
|
|
12 |
|
|
library IEEE;
|
13 |
|
|
use IEEE.STD_LOGIC_1164.ALL;
|
14 |
|
|
use IEEE.STD_LOGIC_ARITH.ALL;
|
15 |
|
|
library unisim;
|
16 |
|
|
use unisim.vcomponents.all;
|
17 |
|
|
|
18 |
|
|
entity char_rom is
|
19 |
|
|
Port (
|
20 |
|
|
clk : in std_logic;
|
21 |
|
|
rst : in std_logic;
|
22 |
|
|
cs : in std_logic;
|
23 |
|
|
rw : in std_logic;
|
24 |
|
|
addr : in std_logic_vector (10 downto 0);
|
25 |
|
|
rdata : out std_logic_vector (7 downto 0);
|
26 |
|
|
wdata : in std_logic_vector (7 downto 0)
|
27 |
|
|
);
|
28 |
|
|
end char_rom;
|
29 |
|
|
|
30 |
|
|
architecture rtl of char_rom is
|
31 |
|
|
|
32 |
|
|
|
33 |
|
|
signal we : std_logic;
|
34 |
|
|
signal dp : std_logic;
|
35 |
|
|
|
36 |
|
|
begin
|
37 |
|
|
|
38 |
|
|
ROM : RAMB16_S9
|
39 |
|
|
generic map (
|
40 |
|
|
INIT_00 => x"0000000009090F09090038043840380000000000070404040400444C54644400",
|
41 |
|
|
INIT_01 => x"00000000110A040A110078407040780000000000110A040A1100380438403800",
|
42 |
|
|
INIT_02 => x"000000000D1215110E0078407040780000000000040404041F00784070407800",
|
43 |
|
|
INIT_03 => x"000000000F080808080070487048700000000000090A0C0A0900487848483000",
|
44 |
|
|
INIT_04 => x"00000000040404041F0044447C444400000000000E010E100E00704870487000",
|
45 |
|
|
INIT_05 => x"00000000040404041F001028444444000000000010101E101F007C4040404000",
|
46 |
|
|
INIT_06 => x"0000000011111E111E003C4040403C000000000008080E080F00404070407800",
|
47 |
|
|
INIT_07 => x"00000000070202020700380438403800000000000E1111110E00380438403800",
|
48 |
|
|
INIT_08 => x"00000000070202060200704848487000000000000F080E080F00704848487000",
|
49 |
|
|
INIT_09 => x"000000000E0107020F00704848487000000000000F0806090700704848487000",
|
50 |
|
|
INIT_0a => x"00000000090A0C0A0900444C546444000000000001010F090900704848487000",
|
51 |
|
|
INIT_0b => x"000000000E090E090E0078407040780000000000111315191100380438403800",
|
52 |
|
|
INIT_0c => x"000000001111151B110078407040780000000000111315191100384040403800",
|
53 |
|
|
INIT_0d => x"000000000E1010100E00784070407800000000000E090E090E00380438403800",
|
54 |
|
|
INIT_0e => x"000000000E010E100E00384858403800000000000E010E100E00404070407800",
|
55 |
|
|
INIT_0f => x"000000000E010E100E00304848484800000000000E010E100E00485070487000",
|
56 |
|
|
INIT_10 => x"0000000008080000080808080808080000000000000000000000000000000000",
|
57 |
|
|
INIT_11 => x"000000002424247E2424247E2424240000000000000000000000001212121200",
|
58 |
|
|
INIT_12 => x"0000000043434020100804020161610000000000083E4909093E4848493E0800",
|
59 |
|
|
INIT_13 => x"00000000000000000000002010080C00000000003D4244444438444444443800",
|
60 |
|
|
INIT_14 => x"0000000020100804040404040810200000000000020408101010101008040200",
|
61 |
|
|
INIT_15 => x"0000000000000808087F0808080000000000000000004122147F142241000000",
|
62 |
|
|
INIT_16 => x"0000000000000000007F00000000000000402010181800000000000000000000",
|
63 |
|
|
INIT_17 => x"0000000040404020100804020101010000000000181800000000000000000000",
|
64 |
|
|
INIT_18 => x"000000003E080808080808082818080000000000081422414141414122140800",
|
65 |
|
|
INIT_19 => x"000000003E410101010E010101413E00000000007F4020100804020141423C00",
|
66 |
|
|
INIT_1a => x"000000003E410101615E404040407F000000000002020202027F22120A060200",
|
67 |
|
|
INIT_1b => x"00000000404020100804020101017F00000000001E214141615E404040211E00",
|
68 |
|
|
INIT_1c => x"000000003C420101013D434141423C00000000003E414141413E414141413E00",
|
69 |
|
|
INIT_1d => x"0000402010181818000000181818000000000000001818180000001818180000",
|
70 |
|
|
INIT_1e => x"00000000000000007F00007F0000000000000000010204081020100804020100",
|
71 |
|
|
INIT_1f => x"00000000080800080808060101413E0000000000402010080402040810204000",
|
72 |
|
|
INIT_20 => x"0000000041414141417F414122140800000000001C224140404E494541221C00",
|
73 |
|
|
INIT_21 => x"000000001E2141404040404041211E00000000007E212121213E212121217E00",
|
74 |
|
|
INIT_22 => x"000000007F404040407C404040407F00000000007C2221212121212121227C00",
|
75 |
|
|
INIT_23 => x"000000001E2141414147404040211E000000000040404040407C404040407F00",
|
76 |
|
|
INIT_24 => x"000000003E0808080808080808083E000000000041414141417F414141414100",
|
77 |
|
|
INIT_25 => x"00000000414244485060504844424100000000003C4202020202020202020700",
|
78 |
|
|
INIT_26 => x"00000000414141414141494955634100000000007F4040404040404040404000",
|
79 |
|
|
INIT_27 => x"000000003E4141414141414141413E0000000000414141434549495161414100",
|
80 |
|
|
INIT_28 => x"000000003D4245494141414141413E000000000040404040407E414141417E00",
|
81 |
|
|
INIT_29 => x"000000003E410101013E404040413E000000000041424448507E414141417E00",
|
82 |
|
|
INIT_2a => x"000000003E414141414141414141410000000000080808080808080808087F00",
|
83 |
|
|
INIT_2b => x"0000000022225555494941414141410000000000080814141422222241414100",
|
84 |
|
|
INIT_2c => x"0000000008080808080814224141410000000000414141221408142241414100",
|
85 |
|
|
INIT_2d => x"000000001E1010101010101010101E00000000007F4040201008040201017F00",
|
86 |
|
|
INIT_2e => x"000000003C0404040404040404043C0000000000010101020408102040404000",
|
87 |
|
|
INIT_2f => x"000000007F000000000000000000000000000000000000000000004122140800",
|
88 |
|
|
INIT_30 => x"000000003F41413F01013E000000000000000000000000000000000204081800",
|
89 |
|
|
INIT_31 => x"000000001E21404040211E0000000000000000005E61616141615E4040404000",
|
90 |
|
|
INIT_32 => x"000000003E40407F41413E0000000000000000003D43414141433D0101010100",
|
91 |
|
|
INIT_33 => x"003C4202023E424242423D0100000000000000001010101010107C1010110E00",
|
92 |
|
|
INIT_34 => x"000000003E0808080808180000080800000000004141414141615E4040404000",
|
93 |
|
|
INIT_35 => x"00000000414448704844414040404000003C4202020202020202020000020200",
|
94 |
|
|
INIT_36 => x"00000000414141494955220000000000000000001C0808080808080808081800",
|
95 |
|
|
INIT_37 => x"000000003E41414141413E0000000000000000004141414141615E0000000000",
|
96 |
|
|
INIT_38 => x"00010101013D434343433D000000000000404040405E616161615E0000000000",
|
97 |
|
|
INIT_39 => x"000000003E01013E40403E0000000000000000002020202020314E0000000000",
|
98 |
|
|
INIT_3a => x"000000003D4242424242420000000000000000000C12101010107C1010101000",
|
99 |
|
|
INIT_3b => x"0000000022554949414141000000000000000000081414222241410000000000",
|
100 |
|
|
INIT_3c => x"003C4202023A4642424242000000000000000000412214081422410000000000",
|
101 |
|
|
INIT_3d => x"00000000070808081020100808080700000000007F20100804027F0000000000",
|
102 |
|
|
INIT_3e => x"0000000070080808040204080808700000000000080808080800080808080800",
|
103 |
|
|
INIT_3f => x"0000000049224922492249224922490000000000000000000000000046493100"
|
104 |
|
|
)
|
105 |
|
|
|
106 |
|
|
port map (
|
107 |
22 |
dilbert57 |
do => rdata,
|
108 |
|
|
dop(0)=> dp,
|
109 |
|
|
addr => addr,
|
110 |
|
|
clk => clk,
|
111 |
|
|
di => wdata,
|
112 |
|
|
dip(0)=> dp,
|
113 |
|
|
en => cs,
|
114 |
|
|
ssr => rst,
|
115 |
|
|
we => we
|
116 |
19 |
dilbert57 |
);
|
117 |
|
|
|
118 |
|
|
my_char_rom : process ( rw )
|
119 |
|
|
begin
|
120 |
|
|
we <= not rw;
|
121 |
|
|
end process;
|
122 |
|
|
|
123 |
|
|
end architecture rtl;
|
124 |
|
|
|