OpenCores
URL https://opencores.org/ocsvn/System09/System09/trunk

Subversion Repositories System09

[/] [System09/] [rev_86/] [rtl/] [System09_Xilinx_ML506/] [my_system09.ucf] - Blame information for rev 112

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 59 davidgb
#PACE: Start of Constraints generated by PACE
2
 
3
#PACE: Start of PACE I/O Pin Assignments
4
# sys_clk = USER_CLK
5
NET  sys_clk             LOC="AH15";  # Bank 4, Vcco=3.3V, No DCI                           # sys_clk 100MHz clock
6
#
7
# PUSH BUTTONS
8
#
9
# rst_sw = FPGA_CPU_RESET_B
10
NET  rst_sw     LOC="E9";    # Bank 20, Vcco=3.3V, DCI using 49.9 ohm resistors    # rst_sw
11
# nmi_sw = GPIO_SW_C
12
NET  nmi_sw            LOC="AJ6";   # Bank 18, Vcco=3.3V, No DCI                          # nmi_sw
13
#
14
# LEDs
15
#
16
# leds = GPIO_LED_...
17
NET  leds<0>              LOC="H18";   # Bank 3, Vcco=2.5V, No DCI                           # leds<0>
18
NET  leds<1>              LOC="L18";   # Bank 3, Vcco=2.5V, No DCI                           # leds<1>
19
NET  leds<2>              LOC="G15";   # Bank 3, Vcco=2.5V, No DCI                           # leds<2>
20
NET  leds<3>              LOC="AD26";  # Bank 21, Vcco=1.8V, DCI using 49.9 ohm resistors    # leds<3>
21
NET  leds<4>              LOC="G16";   # Bank 3, Vcco=2.5V, No DCI                           # leds<4>
22
NET  leds<5>              LOC="AD25";  # Bank 21, Vcco=1.8V, DCI using 49.9 ohm resistors    # leds<5>
23
NET  leds<6>              LOC="AD24";  # Bank 21, Vcco=1.8V, DCI using 49.9 ohm resistors    # leds<6>
24
NET  leds<7>              LOC="AE24";  # Bank 21, Vcco=1.8V, DCI using 49.9 ohm resistors    # leds<7>
25
#
26
# Switches
27
#
28
# switches = GPIO_DIP_SW...
29
NET  switches<0>          LOC="U25";   # Bank 15, Vcco=1.8V, DCI using 49.9 ohm resistors    # switches<0>
30
NET  switches<1>          LOC="AG27";  # Bank 21, Vcco=1.8V, DCI using 49.9 ohm resistors    # switches<1>
31
NET  switches<2>          LOC="AF25";  # Bank 21, Vcco=1.8V, DCI using 49.9 ohm resistors    # switches<2>
32
NET  switches<3>          LOC="AF26";  # Bank 21, Vcco=1.8V, DCI using 49.9 ohm resistors    # switches<3>
33
NET  switches<4>          LOC="AE27";  # Bank 21, Vcco=1.8V, DCI using 49.9 ohm resistors    # switches<4>
34
NET  switches<5>          LOC="AE26";  # Bank 21, Vcco=1.8V, DCI using 49.9 ohm resistors    # switches<5>
35
NET  switches<6>          LOC="AC25";  # Bank 21, Vcco=1.8V, DCI using 49.9 ohm resistors    # switches<6>
36
NET  switches<7>          LOC="AC24";  # Bank 21, Vcco=1.8V, DCI using 49.9 ohm resistors    # switches<7>
37
#
38
# PS/2 KEYBOARD
39
#
40
NET  ps2c                 LOC="T26";   # Bank 15, Vcco=1.8V, DCI using 49.9 ohm resistors    # ps2c
41
NET  ps2d                 LOC="T25";   # Bank 15, Vcco=1.8V, DCI using 49.9 ohm resistors    # ps2d
42
#
43
# UART
44
#
45
NET  rxd                  LOC="AG15";  # Bank 4, Vcco=3.3V, No DCI                           # rxd
46
NET  txd                  LOC="AG20";  # Bank 4, Vcco=3.3V, No DCI                           # txd
47
#
48
# VDU
49
#
50
NET  red                  LOC="AG23";  # Bank 2, Vcco=3.3V                                   # red=GPIO_LED_E
51
NET  green                LOC="AF13";  # Bank 2, Vcco=3.3V                                   # green=GPIO_LED_N
52
NET  blue                 LOC="E8";    # Bank 20, Vcco=3.3V, DCI using 49.9 ohm resistors    # blue=GPIO_LED_C
53
NET  hs                   LOC="AG12";  # Bank 2, Vcco=3.3V                                   # hs=GPIO_LED_S
54
NET  vs                   LOC="AF23";  # Bank 2, Vcco=3.3V                                   # vs=GPIO_LED_W
55
 
56
#
57
# 7 SEGMENT DISPLAY
58
#
59
 
60
#
61
# RAM Address bus
62
#
63
#NET  SRAM_FLASH_A0        LOC="K12";   # Bank 1, Vcco=3.3V                                  # ram_addr<0>
64
#NET  SRAM_FLASH_A1        LOC="K13";   # Bank 1, Vcco=3.3V                                  # ram_addr<1>
65
#NET  SRAM_FLASH_A2        LOC="H23";   # Bank 1, Vcco=3.3V                                  # ram_addr<2>
66
#NET  SRAM_FLASH_A3        LOC="G23";   # Bank 1, Vcco=3.3V                                  # ram_addr<3>
67
#NET  SRAM_FLASH_A4        LOC="H12";   # Bank 1, Vcco=3.3V                                  # ram_addr<4>
68
#NET  SRAM_FLASH_A5        LOC="J12";   # Bank 1, Vcco=3.3V                                  # ram_addr<5>
69
#NET  SRAM_FLASH_A6        LOC="K22";   # Bank 1, Vcco=3.3V                                  # ram_addr<6>
70
#NET  SRAM_FLASH_A7        LOC="K23";   # Bank 1, Vcco=3.3V                                  # ram_addr<7>
71
#NET  SRAM_FLASH_A8        LOC="K14";   # Bank 1, Vcco=3.3V                                  # ram_addr<8>
72
#NET  SRAM_FLASH_A9        LOC="L14";   # Bank 1, Vcco=3.3V                                  # ram_addr<9>
73
#NET  SRAM_FLASH_A10       LOC="H22";   # Bank 1, Vcco=3.3V                                  # ram_addr<10>
74
#NET  SRAM_FLASH_A11       LOC="G22";   # Bank 1, Vcco=3.3V                                  # ram_addr<11>
75
#NET  SRAM_FLASH_A12       LOC="J15";   # Bank 1, Vcco=3.3V                                  # ram_addr<12>
76
#NET  SRAM_FLASH_A13       LOC="K16";   # Bank 1, Vcco=3.3V                                  # ram_addr<13>
77
#NET  SRAM_FLASH_A14       LOC="K21";   # Bank 1, Vcco=3.3V                                  # ram_addr<14>
78
#NET  SRAM_FLASH_A15       LOC="J22";   # Bank 1, Vcco=3.3V                                  # ram_addr<15>
79
#NET  SRAM_FLASH_A16       LOC="L16";   # Bank 1, Vcco=3.3V                                  # ram_addr<16>
80
#NET  SRAM_FLASH_A17       LOC="L15";   # Bank 1, Vcco=3.3V                                  # ram_addr<17>
81
#NET  SRAM_FLASH_A18       LOC="L20";   # Bank 1, Vcco=3.3V                                  # ram_addr<18> <= GND
82
#NET  SRAM_FLASH_A19       LOC="L21";   # Bank 1, Vcco=3.3V                                  # ram_addr<19> <= GND
83
#NET  SRAM_FLASH_A20       LOC="AE23";  # Bank 2, Vcco=3.3V                                  # ram_addr<20> <= GND
84
#NET  SRAM_FLASH_A21       LOC="AE22";  # Bank 2, Vcco=3.3V                                  # ram_addr<21> <= GND
85
#NET  SRAM_FLASH_WE_B      LOC="AF20";  # Bank 2, Vcco=3.3V                                  # ram_wen
86
#NET  SRAM_OE_B            LOC="B12";   # Bank 20, Vcco=3.3V, DCI using 49.9 ohm resistors   # ram_oen
87
#
88
# RAM1
89
#
90
 
91
#NET  SRAM_FLASH_D0        LOC="AD19";  # Bank 2, Vcco=3.3V                                  # ram1_data<0>
92
#NET  SRAM_FLASH_D1        LOC="AE19";  # Bank 2, Vcco=3.3V                                  # ram1_data<1>
93
#NET  SRAM_FLASH_D2        LOC="AE17";  # Bank 2, Vcco=3.3V                                  # ram1_data<2>
94
#NET  SRAM_FLASH_D3        LOC="AF16";  # Bank 2, Vcco=3.3V                                  #
95
#NET  SRAM_FLASH_D4        LOC="AD20";  # Bank 2, Vcco=3.3V                                  #
96
#NET  SRAM_FLASH_D5        LOC="AE21";  # Bank 2, Vcco=3.3V                                  #
97
#NET  SRAM_FLASH_D6        LOC="AE16";  # Bank 2, Vcco=3.3V                                  #
98
#NET  SRAM_FLASH_D7        LOC="AF15";  # Bank 2, Vcco=3.3V                                  #
99
#NET  SRAM_FLASH_D8        LOC="AH13";  # Bank 4, Vcco=3.3V, No DCI                          #
100
#NET  SRAM_FLASH_D9        LOC="AH14";  # Bank 4, Vcco=3.3V, No DCI                          #
101
#NET  SRAM_FLASH_D10       LOC="AH19";  # Bank 4, Vcco=3.3V, No DCI                          #
102
#NET  SRAM_FLASH_D11       LOC="AH20";  # Bank 4, Vcco=3.3V, No DCI                          #
103
#NET  SRAM_FLASH_D12       LOC="AG13";  # Bank 4, Vcco=3.3V, No DCI                          #
104
#NET  SRAM_FLASH_D13       LOC="AH12";  # Bank 4, Vcco=3.3V, No DCI                          #
105
#NET  SRAM_FLASH_D14       LOC="AH22";  # Bank 4, Vcco=3.3V, No DCI                          #
106
#NET  SRAM_FLASH_D15       LOC="AG22";  # Bank 4, Vcco=3.3V, No DCI                          #
107
 
108
 
109
 
110
#
111
# Timing Constraints
112
#
113
NET "sys_clk" TNM_NET="sys_clk";
114
TIMESPEC "TS_clk"=PERIOD "sys_clk" 10 ns HIGH 50 %;
115
 
116
#NET  SRAM_ADV_LD_B        LOC="H8";    # Bank 20, Vcco=3.3V, DCI using 49.9 ohm resistors
117
#NET  SRAM_BW0             LOC="D10";   # Bank 20, Vcco=3.3V, DCI using 49.9 ohm resistors
118
#NET  SRAM_BW1             LOC="D11";   # Bank 20, Vcco=3.3V, DCI using 49.9 ohm resistors
119
#NET  SRAM_BW2             LOC="J11";   # Bank 20, Vcco=3.3V, DCI using 49.9 ohm resistors
120
#NET  SRAM_BW3             LOC="K11";   # Bank 20, Vcco=3.3V, DCI using 49.9 ohm resistors
121
#NET  SRAM_CLK             LOC="AG21";  # Bank 4, Vcco=3.3V, No DCI
122
#NET  SRAM_CLK             LOC="G8";    # Bank 20, Vcco=3.3V, DCI using 49.9 ohm resistors
123
#NET  SRAM_CS_B            LOC="J10";   # Bank 20, Vcco=3.3V, DCI using 49.9 ohm resistors
124
#NET  SRAM_D16             LOC="N10";   # Bank 20, Vcco=3.3V, DCI using 49.9 ohm resistors
125
#NET  SRAM_D17             LOC="E13";   # Bank 20, Vcco=3.3V, DCI using 49.9 ohm resistors
126
#NET  SRAM_D18             LOC="E12";   # Bank 20, Vcco=3.3V, DCI using 49.9 ohm resistors
127
#NET  SRAM_D19             LOC="L9";    # Bank 20, Vcco=3.3V, DCI using 49.9 ohm resistors
128
#NET  SRAM_D20             LOC="M10";   # Bank 20, Vcco=3.3V, DCI using 49.9 ohm resistors
129
#NET  SRAM_D21             LOC="E11";   # Bank 20, Vcco=3.3V, DCI using 49.9 ohm resistors
130
#NET  SRAM_D22             LOC="F11";   # Bank 20, Vcco=3.3V, DCI using 49.9 ohm resistors
131
#NET  SRAM_D23             LOC="L8";    # Bank 20, Vcco=3.3V, DCI using 49.9 ohm resistors
132
#NET  SRAM_D24             LOC="M8";    # Bank 20, Vcco=3.3V, DCI using 49.9 ohm resistors
133
#NET  SRAM_D25             LOC="G12";   # Bank 20, Vcco=3.3V, DCI using 49.9 ohm resistors
134
#NET  SRAM_D26             LOC="G11";   # Bank 20, Vcco=3.3V, DCI using 49.9 ohm resistors
135
#NET  SRAM_D27             LOC="C13";   # Bank 20, Vcco=3.3V, DCI using 49.9 ohm resistors
136
#NET  SRAM_D28             LOC="B13";   # Bank 20, Vcco=3.3V, DCI using 49.9 ohm resistors
137
#NET  SRAM_D29             LOC="K9";    # Bank 20, Vcco=3.3V, DCI using 49.9 ohm resistors
138
#NET  SRAM_D30             LOC="K8";    # Bank 20, Vcco=3.3V, DCI using 49.9 ohm resistors
139
#NET  SRAM_D31             LOC="J9";    # Bank 20, Vcco=3.3V, DCI using 49.9 ohm resistors
140
#NET  SRAM_DQP0            LOC="D12";   # Bank 20, Vcco=3.3V, DCI using 49.9 ohm resistors
141
#NET  SRAM_DQP1            LOC="C12";   # Bank 20, Vcco=3.3V, DCI using 49.9 ohm resistors
142
#NET  SRAM_DQP2            LOC="H10";   # Bank 20, Vcco=3.3V, DCI using 49.9 ohm resistors
143
#NET  SRAM_DQP3            LOC="H9";    # Bank 20, Vcco=3.3V, DCI using 49.9 ohm resistors
144
#NET  SRAM_FLASH_A0        LOC="K12";   # Bank 1, Vcco=3.3V
145
#NET  SRAM_FLASH_A1        LOC="K13";   # Bank 1, Vcco=3.3V
146
#NET  SRAM_FLASH_A2        LOC="H23";   # Bank 1, Vcco=3.3V
147
#NET  SRAM_FLASH_A3        LOC="G23";   # Bank 1, Vcco=3.3V
148
#NET  SRAM_FLASH_A4        LOC="H12";   # Bank 1, Vcco=3.3V
149
#NET  SRAM_FLASH_A5        LOC="J12";   # Bank 1, Vcco=3.3V
150
#NET  SRAM_FLASH_A6        LOC="K22";   # Bank 1, Vcco=3.3V
151
#NET  SRAM_FLASH_A7        LOC="K23";   # Bank 1, Vcco=3.3V
152
#NET  SRAM_FLASH_A8        LOC="K14";   # Bank 1, Vcco=3.3V
153
#NET  SRAM_FLASH_A9        LOC="L14";   # Bank 1, Vcco=3.3V
154
#NET  SRAM_FLASH_A10       LOC="H22";   # Bank 1, Vcco=3.3V
155
#NET  SRAM_FLASH_A11       LOC="G22";   # Bank 1, Vcco=3.3V
156
#NET  SRAM_FLASH_A12       LOC="J15";   # Bank 1, Vcco=3.3V
157
#NET  SRAM_FLASH_A13       LOC="K16";   # Bank 1, Vcco=3.3V
158
#NET  SRAM_FLASH_A14       LOC="K21";   # Bank 1, Vcco=3.3V
159
#NET  SRAM_FLASH_A15       LOC="J22";   # Bank 1, Vcco=3.3V
160
#NET  SRAM_FLASH_A16       LOC="L16";   # Bank 1, Vcco=3.3V
161
#NET  SRAM_FLASH_A17       LOC="L15";   # Bank 1, Vcco=3.3V
162
#NET  SRAM_FLASH_A18       LOC="L20";   # Bank 1, Vcco=3.3V
163
#NET  SRAM_FLASH_A19       LOC="L21";   # Bank 1, Vcco=3.3V
164
#NET  SRAM_FLASH_A20       LOC="AE23";  # Bank 2, Vcco=3.3V
165
#NET  SRAM_FLASH_A21       LOC="AE22";  # Bank 2, Vcco=3.3V
166
#NET  SRAM_FLASH_D0        LOC="AD19";  # Bank 2, Vcco=3.3V
167
#NET  SRAM_FLASH_D1        LOC="AE19";  # Bank 2, Vcco=3.3V
168
#NET  SRAM_FLASH_D2        LOC="AE17";  # Bank 2, Vcco=3.3V
169
#NET  SRAM_FLASH_D3        LOC="AF16";  # Bank 2, Vcco=3.3V
170
#NET  SRAM_FLASH_D4        LOC="AD20";  # Bank 2, Vcco=3.3V
171
#NET  SRAM_FLASH_D5        LOC="AE21";  # Bank 2, Vcco=3.3V
172
#NET  SRAM_FLASH_D6        LOC="AE16";  # Bank 2, Vcco=3.3V
173
#NET  SRAM_FLASH_D7        LOC="AF15";  # Bank 2, Vcco=3.3V
174
#NET  SRAM_FLASH_D8        LOC="AH13";  # Bank 4, Vcco=3.3V, No DCI
175
#NET  SRAM_FLASH_D9        LOC="AH14";  # Bank 4, Vcco=3.3V, No DCI
176
#NET  SRAM_FLASH_D10       LOC="AH19";  # Bank 4, Vcco=3.3V, No DCI
177
#NET  SRAM_FLASH_D11       LOC="AH20";  # Bank 4, Vcco=3.3V, No DCI
178
#NET  SRAM_FLASH_D12       LOC="AG13";  # Bank 4, Vcco=3.3V, No DCI
179
#NET  SRAM_FLASH_D13       LOC="AH12";  # Bank 4, Vcco=3.3V, No DCI
180
#NET  SRAM_FLASH_D14       LOC="AH22";  # Bank 4, Vcco=3.3V, No DCI
181
#NET  SRAM_FLASH_D15       LOC="AG22";  # Bank 4, Vcco=3.3V, No DCI
182
#NET  SRAM_FLASH_WE_B      LOC="AF20";  # Bank 2, Vcco=3.3V
183
#NET  SRAM_MODE            LOC="A13";   # Bank 20, Vcco=3.3V, DCI using 49.9 ohm resistors
184
#NET  SRAM_OE_B            LOC="B12";   # Bank 20, Vcco=3.3V, DCI using 49.9 ohm resistors

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.