OpenCores
URL https://opencores.org/ocsvn/System09/System09/trunk

Subversion Repositories System09

[/] [System09/] [trunk/] [rtl/] [Spartan2/] [keymap_rom512_b4.vhd] - Blame information for rev 187

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 99 davidgb
--===========================================================================--
2
--                                                                           --
3
--              Synthesizable PS/2 Keyboard Key map ROM For Spartan 2        --
4
--                                                                           --
5
--===========================================================================--
6 19 dilbert57
--
7 99 davidgb
--  File name      : keymap_rom512_b4.vhd
8
--
9
--  Entity name    : keymap_rom 
10 19 dilbert57
--
11 99 davidgb
--  Purpose        : PS/2 key code look up table
12
--                   Converts 7 bit key code to ASCII
13
--                   Address bit 8      = Shift
14
--                   Address bit 7      = CAPS Lock
15
--                   Address bits 6 - 0 = Key code
16
--                   Data bits 6 - 0    = ASCII code
17
--                   Designed for Spartan 2 FPGAs
18
--
19
--  Dependencies   : ieee.std_logic_1164
20
--                   ieee.std_logic_arith
21
--                   ieee.std_logic_unsigned
22
--
23
--  Uses           : RAMB4_S8
24 19 dilbert57
--
25 99 davidgb
--  Author         : John E. Kent
26
--
27
--  Email          : dilbert57@opencores.org      
28
--
29
--  Web            : http://opencores.org/project,system09
30
--
31
--  Copyright (C) 2004 - 2010 John Kent
32
--
33
--  This program is free software: you can redistribute it and/or modify
34
--  it under the terms of the GNU General Public License as published by
35
--  the Free Software Foundation, either version 3 of the License, or
36
--  (at your option) any later version.
37
--
38
--  This program is distributed in the hope that it will be useful,
39
--  but WITHOUT ANY WARRANTY; without even the implied warranty of
40
--  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
41
--  GNU General Public License for more details.
42
--
43
--  You should have received a copy of the GNU General Public License
44
--  along with this program.  If not, see <http://www.gnu.org/licenses/>.
45
--
46
--===========================================================================--
47
--                                                                           --
48
--                              Revision  History                            --
49
--                                                                           --
50
--===========================================================================--
51
--
52
-- Version Date        Author     Changes
53
--
54
-- 0.1     2004-10-18  John Kent  Initial Version
55
--
56
 
57 19 dilbert57
library IEEE;
58
use IEEE.STD_LOGIC_1164.ALL;
59
use IEEE.STD_LOGIC_ARITH.ALL;
60
library unisim;
61
        use unisim.all;
62
 
63 99 davidgb
entity keymap_rom is
64 19 dilbert57
    Port (
65 99 davidgb
       clk      : in  std_logic;
66
                 rst      : in  std_logic;
67
                 cs       : in  std_logic;
68
                 rw       : in  std_logic;
69
       addr     : in  std_logic_vector (8 downto 0);
70
       data_in  : in  std_logic_vector (7 downto 0);
71
       data_out : out std_logic_vector (7 downto 0)
72 19 dilbert57
    );
73 99 davidgb
end keymap_rom;
74 19 dilbert57
 
75 99 davidgb
architecture rtl of keymap_rom is
76 19 dilbert57
 
77
   component RAMB4_S8
78
    generic (
79
      INIT_00, INIT_01, INIT_02, INIT_03,
80
           INIT_04, INIT_05, INIT_06, INIT_07,
81
           INIT_08, INIT_09, INIT_0A, INIT_0B,
82
      INIT_0C, INIT_0D, INIT_0E, INIT_0F : bit_vector (255 downto 0)
83
    );
84
 
85
    port (
86
      clk : in std_logic;
87
                rst : in std_logic;
88
                en : in std_logic;
89
                we : in std_logic;
90
      addr : in std_logic_vector(8 downto 0);
91
      di : in std_logic_vector(7 downto 0);
92
      do : out std_logic_vector(7 downto 0)
93
    );
94
  end component RAMB4_S8;
95
 
96
signal we : std_logic;
97
 
98
begin
99
 
100
  ROM : RAMB4_S8
101
    generic map (
102
    INIT_00 => x"00327761737a0000003171000000000000600900000000000000000000000000",     -- 1F - 00
103
    INIT_01 => x"003837756a6d00000036796768626e0000357274667620000033346564786300",     -- 3F - 20
104
    INIT_02 => x"00005c005d0d000000003d5b00270000002d703b6c2f2e000039306f696b2c00",     -- 5F - 40
105
    INIT_03 => x"0000000000000000001b000000007f0000000000000000000008000000000000",     -- 7F - 60
106
 
107
    INIT_04 => x"00325741535a00000031510000000000007e0900000000000000000000000000",     -- 9F - 80
108
    INIT_05 => x"003837554a4d00000036594748424e0000355254465620000033344544584300",     -- BF - A0
109
    INIT_06 => x"00005c005d0d000000003d5b00270000002d503b4c2f2e000039304f494b2c00",     -- DF - C0
110
    INIT_07 => x"0000000000000000001b000000007f0000000000000000000008000000000000",     -- FF - E0
111
 
112
    INIT_08 => x"00405741535a00000021510000000000007e0900000000000000000000000000",     -- 1F - 00
113
    INIT_09 => x"002a26554a4d0000005e594748424e0000255254465620000023244544584300",     -- 3F - 20
114
    INIT_0A => x"00007c007d0d000000002b7b00220000005f503a4c3f3e000028294f494b3c00",     -- 5F - 40
115
    INIT_0B => x"0000000000000000001b000000007f0000000000000000000008000000000000",     -- 7F - 60
116
 
117
    INIT_0C => x"00407761737a0000002171000000000000600900000000000000000000000000",     -- 9F - 80
118
    INIT_0D => x"002a26756a6d0000005e796768626e0000257274667620000023246564786300",     -- BF - A0
119
    INIT_0E => x"00007c007d0d000000002b7b00220000005f703a6c3f3e000028296f696b3c00",     -- DF - C0
120
    INIT_0F => x"0000000000000000001b000000007f0000000000000000000008000000000000"      -- FF - E0
121
    )
122
 
123
    port map ( clk => clk,
124
                    en => cs,
125
                                   we => we,
126
                                   rst => rst,
127
                                   addr => addr,
128 99 davidgb
               di => data_in,
129
                                   do => data_out
130 19 dilbert57
        );
131
 
132
 
133
my_ram_512 : process ( rw )
134
begin
135
         we    <= not rw;
136
end process;
137
 
138
end architecture rtl;
139
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.