OpenCores
URL https://opencores.org/ocsvn/a-z80/a-z80/trunk

Subversion Repositories a-z80

[/] [a-z80/] [trunk/] [cpu/] [alu/] [alu_prep_daa.v] - Blame information for rev 8

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 3 gdevic
// Copyright (C) 1991-2013 Altera Corporation
2
// Your use of Altera Corporation's design tools, logic functions 
3
// and other software and tools, and its AMPP partner logic 
4
// functions, and any output files from any of the foregoing 
5
// (including device programming or simulation files), and any 
6
// associated documentation or information are expressly subject 
7
// to the terms and conditions of the Altera Program License 
8
// Subscription Agreement, Altera MegaCore Function License 
9
// Agreement, or other applicable license agreement, including, 
10
// without limitation, that your use is for the sole purpose of 
11
// programming logic devices manufactured by Altera and sold by 
12
// Altera or its authorized distributors.  Please refer to the 
13
// applicable agreement for further details.
14
 
15
// PROGRAM              "Quartus II 64-Bit"
16
// VERSION              "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"
17
// CREATED              "Mon Oct 13 12:01:36 2014"
18
 
19
module alu_prep_daa(
20
        high,
21
        low,
22
        low_gt_9,
23
        high_eq_9,
24
        high_gt_9
25
);
26
 
27
 
28
input wire      [3:0] high;
29
input wire      [3:0] low;
30
output wire     low_gt_9;
31
output wire     high_eq_9;
32
output wire     high_gt_9;
33
 
34
wire    SYNTHESIZED_WIRE_0;
35
wire    SYNTHESIZED_WIRE_1;
36
wire    SYNTHESIZED_WIRE_2;
37
wire    SYNTHESIZED_WIRE_3;
38
wire    SYNTHESIZED_WIRE_4;
39
wire    SYNTHESIZED_WIRE_5;
40
 
41
 
42
 
43
 
44
assign  SYNTHESIZED_WIRE_4 =  ~high[2];
45
 
46
assign  SYNTHESIZED_WIRE_1 = low[3] & low[2];
47
 
48
assign  SYNTHESIZED_WIRE_3 = high[3] & high[2];
49
 
50
assign  SYNTHESIZED_WIRE_0 = low[3] & low[1];
51
 
52
assign  low_gt_9 = SYNTHESIZED_WIRE_0 | SYNTHESIZED_WIRE_1;
53
 
54
assign  SYNTHESIZED_WIRE_2 = high[3] & high[1];
55
 
56
assign  high_gt_9 = SYNTHESIZED_WIRE_2 | SYNTHESIZED_WIRE_3;
57
 
58
assign  SYNTHESIZED_WIRE_5 =  ~high[1];
59
 
60
assign  high_eq_9 = high[3] & high[0] & SYNTHESIZED_WIRE_4 & SYNTHESIZED_WIRE_5;
61
 
62
 
63
endmodule

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.