| 1 |
3 |
gdevic |
/*
|
| 2 |
|
|
WARNING: Do NOT edit the input and output ports in this file in a text
|
| 3 |
|
|
editor if you plan to continue editing the block that represents it in
|
| 4 |
|
|
the Block Editor! File corruption is VERY likely to occur.
|
| 5 |
|
|
*/
|
| 6 |
|
|
/*
|
| 7 |
|
|
Copyright (C) 1991-2013 Altera Corporation
|
| 8 |
|
|
Your use of Altera Corporation's design tools, logic functions
|
| 9 |
|
|
and other software and tools, and its AMPP partner logic
|
| 10 |
|
|
functions, and any output files from any of the foregoing
|
| 11 |
|
|
(including device programming or simulation files), and any
|
| 12 |
|
|
associated documentation or information are expressly subject
|
| 13 |
|
|
to the terms and conditions of the Altera Program License
|
| 14 |
|
|
Subscription Agreement, Altera MegaCore Function License
|
| 15 |
|
|
Agreement, or other applicable license agreement, including,
|
| 16 |
|
|
without limitation, that your use is for the sole purpose of
|
| 17 |
|
|
programming logic devices manufactured by Altera and sold by
|
| 18 |
|
|
Altera or its authorized distributors. Please refer to the
|
| 19 |
|
|
applicable agreement for further details.
|
| 20 |
|
|
*/
|
| 21 |
|
|
(header "symbol" (version "1.2"))
|
| 22 |
|
|
(symbol
|
| 23 |
|
|
(rect 16 16 136 176)
|
| 24 |
|
|
(text "alu_slice" (rect 5 0 54 14)(font "Arial" (font_size 8)))
|
| 25 |
|
|
(text "inst" (rect 8 144 25 156)(font "Arial" ))
|
| 26 |
|
|
(port
|
| 27 |
|
|
(pt 0 32)
|
| 28 |
|
|
(input)
|
| 29 |
|
|
(text "cy_in" (rect 0 0 30 14)(font "Arial" (font_size 8)))
|
| 30 |
|
|
(text "cy_in" (rect 21 27 51 41)(font "Arial" (font_size 8)))
|
| 31 |
|
|
(line (pt 0 32)(pt 16 32))
|
| 32 |
|
|
)
|
| 33 |
|
|
(port
|
| 34 |
|
|
(pt 0 48)
|
| 35 |
|
|
(input)
|
| 36 |
|
|
(text "op1" (rect 0 0 21 14)(font "Arial" (font_size 8)))
|
| 37 |
|
|
(text "op1" (rect 21 43 42 57)(font "Arial" (font_size 8)))
|
| 38 |
|
|
(line (pt 0 48)(pt 16 48))
|
| 39 |
|
|
)
|
| 40 |
|
|
(port
|
| 41 |
|
|
(pt 0 64)
|
| 42 |
|
|
(input)
|
| 43 |
|
|
(text "op2" (rect 0 0 21 14)(font "Arial" (font_size 8)))
|
| 44 |
|
|
(text "op2" (rect 21 59 42 73)(font "Arial" (font_size 8)))
|
| 45 |
|
|
(line (pt 0 64)(pt 16 64))
|
| 46 |
|
|
)
|
| 47 |
|
|
(port
|
| 48 |
|
|
(pt 0 80)
|
| 49 |
|
|
(input)
|
| 50 |
|
|
(text "S" (rect 0 0 8 14)(font "Arial" (font_size 8)))
|
| 51 |
|
|
(text "S" (rect 21 75 29 89)(font "Arial" (font_size 8)))
|
| 52 |
|
|
(line (pt 0 80)(pt 16 80))
|
| 53 |
|
|
)
|
| 54 |
|
|
(port
|
| 55 |
|
|
(pt 0 96)
|
| 56 |
|
|
(input)
|
| 57 |
|
|
(text "V" (rect 0 0 9 14)(font "Arial" (font_size 8)))
|
| 58 |
|
|
(text "V" (rect 21 91 30 105)(font "Arial" (font_size 8)))
|
| 59 |
|
|
(line (pt 0 96)(pt 16 96))
|
| 60 |
|
|
)
|
| 61 |
|
|
(port
|
| 62 |
|
|
(pt 0 112)
|
| 63 |
|
|
(input)
|
| 64 |
|
|
(text "R" (rect 0 0 8 14)(font "Arial" (font_size 8)))
|
| 65 |
|
|
(text "R" (rect 21 107 29 121)(font "Arial" (font_size 8)))
|
| 66 |
|
|
(line (pt 0 112)(pt 16 112))
|
| 67 |
|
|
)
|
| 68 |
|
|
(port
|
| 69 |
|
|
(pt 120 32)
|
| 70 |
|
|
(output)
|
| 71 |
|
|
(text "result" (rect 0 0 31 14)(font "Arial" (font_size 8)))
|
| 72 |
|
|
(text "result" (rect 68 27 99 41)(font "Arial" (font_size 8)))
|
| 73 |
|
|
(line (pt 120 32)(pt 104 32))
|
| 74 |
|
|
)
|
| 75 |
|
|
(port
|
| 76 |
|
|
(pt 120 48)
|
| 77 |
|
|
(output)
|
| 78 |
|
|
(text "cy_out" (rect 0 0 38 14)(font "Arial" (font_size 8)))
|
| 79 |
|
|
(text "cy_out" (rect 61 43 99 57)(font "Arial" (font_size 8)))
|
| 80 |
|
|
(line (pt 120 48)(pt 104 48))
|
| 81 |
|
|
)
|
| 82 |
|
|
(drawing
|
| 83 |
|
|
(rectangle (rect 16 16 104 144))
|
| 84 |
|
|
)
|
| 85 |
|
|
)
|
