OpenCores
URL https://opencores.org/ocsvn/a-z80/a-z80/trunk

Subversion Repositories a-z80

[/] [a-z80/] [trunk/] [cpu/] [alu/] [alu_slice.v] - Blame information for rev 16

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 3 gdevic
// Copyright (C) 1991-2013 Altera Corporation
2
// Your use of Altera Corporation's design tools, logic functions 
3
// and other software and tools, and its AMPP partner logic 
4
// functions, and any output files from any of the foregoing 
5
// (including device programming or simulation files), and any 
6
// associated documentation or information are expressly subject 
7
// to the terms and conditions of the Altera Program License 
8
// Subscription Agreement, Altera MegaCore Function License 
9
// Agreement, or other applicable license agreement, including, 
10
// without limitation, that your use is for the sole purpose of 
11
// programming logic devices manufactured by Altera and sold by 
12
// Altera or its authorized distributors.  Please refer to the 
13
// applicable agreement for further details.
14
 
15
// PROGRAM              "Quartus II 64-Bit"
16
// VERSION              "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"
17
// CREATED              "Mon Oct 13 11:51:12 2014"
18
 
19
module alu_slice(
20
        op2,
21
        op1,
22
        cy_in,
23
        R,
24
        S,
25
        V,
26
        cy_out,
27
        result
28
);
29
 
30
 
31
input wire      op2;
32
input wire      op1;
33
input wire      cy_in;
34
input wire      R;
35
input wire      S;
36
input wire      V;
37
output wire     cy_out;
38
output wire     result;
39
 
40
wire    SYNTHESIZED_WIRE_0;
41
wire    SYNTHESIZED_WIRE_1;
42
wire    SYNTHESIZED_WIRE_2;
43
wire    SYNTHESIZED_WIRE_3;
44
wire    SYNTHESIZED_WIRE_4;
45
wire    SYNTHESIZED_WIRE_5;
46
wire    SYNTHESIZED_WIRE_10;
47
wire    SYNTHESIZED_WIRE_7;
48
wire    SYNTHESIZED_WIRE_8;
49
 
50
 
51
 
52
 
53
assign  SYNTHESIZED_WIRE_0 = op2 | cy_in | op1;
54
 
55
assign  SYNTHESIZED_WIRE_3 = SYNTHESIZED_WIRE_0 & SYNTHESIZED_WIRE_1;
56
 
57
assign  SYNTHESIZED_WIRE_4 = cy_in & op2 & op1;
58
 
59
assign  result =  ~SYNTHESIZED_WIRE_2;
60
 
61
assign  SYNTHESIZED_WIRE_2 = ~(SYNTHESIZED_WIRE_3 | SYNTHESIZED_WIRE_4);
62
 
63
assign  SYNTHESIZED_WIRE_5 = op2 | op1;
64
 
65
assign  SYNTHESIZED_WIRE_7 = cy_in & SYNTHESIZED_WIRE_5;
66
 
67
assign  SYNTHESIZED_WIRE_8 = op1 & op2;
68
 
69
assign  cy_out = ~(R | SYNTHESIZED_WIRE_10);
70
 
71
assign  SYNTHESIZED_WIRE_10 = ~(SYNTHESIZED_WIRE_7 | SYNTHESIZED_WIRE_8 | S);
72
 
73
assign  SYNTHESIZED_WIRE_1 = V | SYNTHESIZED_WIRE_10;
74
 
75
 
76
endmodule

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.