OpenCores
URL https://opencores.org/ocsvn/a-z80/a-z80/trunk

Subversion Repositories a-z80

[/] [a-z80/] [trunk/] [cpu/] [bus/] [address_pins.v] - Blame information for rev 19

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 3 gdevic
// Copyright (C) 1991-2013 Altera Corporation
2
// Your use of Altera Corporation's design tools, logic functions 
3
// and other software and tools, and its AMPP partner logic 
4
// functions, and any output files from any of the foregoing 
5
// (including device programming or simulation files), and any 
6
// associated documentation or information are expressly subject 
7
// to the terms and conditions of the Altera Program License 
8
// Subscription Agreement, Altera MegaCore Function License 
9
// Agreement, or other applicable license agreement, including, 
10
// without limitation, that your use is for the sole purpose of 
11
// programming logic devices manufactured by Altera and sold by 
12
// Altera or its authorized distributors.  Please refer to the 
13
// applicable agreement for further details.
14
 
15
// PROGRAM              "Quartus II 64-Bit"
16
// VERSION              "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"
17
// CREATED              "Sun Nov 16 16:56:05 2014"
18
 
19
module address_pins(
20
        clk,
21
        bus_ab_pin_we,
22
        pin_control_oe,
23
        address,
24
        abus
25
);
26
 
27
 
28
input wire      clk;
29
input wire      bus_ab_pin_we;
30
input wire      pin_control_oe;
31
input wire      [15:0] address;
32
output wire     [15:0] abus;
33
 
34
wire    SYNTHESIZED_WIRE_0;
35
reg     [15:0] DFFE_apin_latch;
36
 
37
 
38
 
39
 
40
 
41
always@(posedge SYNTHESIZED_WIRE_0)
42
begin
43
if (bus_ab_pin_we)
44
        begin
45
        DFFE_apin_latch[15:0] <= address[15:0];
46
        end
47
end
48
 
49
assign  abus[15] = pin_control_oe ? DFFE_apin_latch[15] : 1'bz;
50
assign  abus[14] = pin_control_oe ? DFFE_apin_latch[14] : 1'bz;
51
assign  abus[13] = pin_control_oe ? DFFE_apin_latch[13] : 1'bz;
52
assign  abus[12] = pin_control_oe ? DFFE_apin_latch[12] : 1'bz;
53
assign  abus[11] = pin_control_oe ? DFFE_apin_latch[11] : 1'bz;
54
assign  abus[10] = pin_control_oe ? DFFE_apin_latch[10] : 1'bz;
55
assign  abus[9] = pin_control_oe ? DFFE_apin_latch[9] : 1'bz;
56
assign  abus[8] = pin_control_oe ? DFFE_apin_latch[8] : 1'bz;
57
assign  abus[7] = pin_control_oe ? DFFE_apin_latch[7] : 1'bz;
58
assign  abus[6] = pin_control_oe ? DFFE_apin_latch[6] : 1'bz;
59
assign  abus[5] = pin_control_oe ? DFFE_apin_latch[5] : 1'bz;
60
assign  abus[4] = pin_control_oe ? DFFE_apin_latch[4] : 1'bz;
61
assign  abus[3] = pin_control_oe ? DFFE_apin_latch[3] : 1'bz;
62
assign  abus[2] = pin_control_oe ? DFFE_apin_latch[2] : 1'bz;
63
assign  abus[1] = pin_control_oe ? DFFE_apin_latch[1] : 1'bz;
64
assign  abus[0] = pin_control_oe ? DFFE_apin_latch[0] : 1'bz;
65
 
66
assign  SYNTHESIZED_WIRE_0 =  ~clk;
67
 
68
 
69
endmodule

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.