OpenCores
URL https://opencores.org/ocsvn/a-z80/a-z80/trunk

Subversion Repositories a-z80

[/] [a-z80/] [trunk/] [cpu/] [bus/] [bus_switch.bsf] - Blame information for rev 13

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 3 gdevic
/*
2
WARNING: Do NOT edit the input and output ports in this file in a text
3
editor if you plan to continue editing the block that represents it in
4
the Block Editor! File corruption is VERY likely to occur.
5
*/
6
/*
7
Copyright (C) 1991-2013 Altera Corporation
8
Your use of Altera Corporation's design tools, logic functions
9
and other software and tools, and its AMPP partner logic
10
functions, and any output files from any of the foregoing
11
(including device programming or simulation files), and any
12
associated documentation or information are expressly subject
13
to the terms and conditions of the Altera Program License
14
Subscription Agreement, Altera MegaCore Function License
15
Agreement, or other applicable license agreement, including,
16
without limitation, that your use is for the sole purpose of
17
programming logic devices manufactured by Altera and sold by
18
Altera or its authorized distributors.  Please refer to the
19
applicable agreement for further details.
20
*/
21
(header "symbol" (version "1.1"))
22
(symbol
23
        (rect 16 16 288 160)
24
        (text "bus_switch" (rect 5 0 48 12)(font "Arial" ))
25
        (text "inst" (rect 8 128 20 140)(font "Arial" ))
26
        (port
27
                (pt 0 32)
28
                (input)
29
                (text "ctl_sw_1u" (rect 0 0 38 12)(font "Arial" ))
30
                (text "ctl_sw_1u" (rect 21 27 59 39)(font "Arial" ))
31
                (line (pt 0 32)(pt 16 32)(line_width 1))
32
        )
33
        (port
34
                (pt 0 48)
35
                (input)
36
                (text "ctl_sw_1d" (rect 0 0 38 12)(font "Arial" ))
37
                (text "ctl_sw_1d" (rect 21 43 59 55)(font "Arial" ))
38
                (line (pt 0 48)(pt 16 48)(line_width 1))
39
        )
40
        (port
41
                (pt 0 64)
42
                (input)
43
                (text "ctl_sw_2u" (rect 0 0 40 12)(font "Arial" ))
44
                (text "ctl_sw_2u" (rect 21 59 61 71)(font "Arial" ))
45
                (line (pt 0 64)(pt 16 64)(line_width 1))
46
        )
47
        (port
48
                (pt 0 80)
49
                (input)
50
                (text "ctl_sw_2d" (rect 0 0 40 12)(font "Arial" ))
51
                (text "ctl_sw_2d" (rect 21 75 61 87)(font "Arial" ))
52
                (line (pt 0 80)(pt 16 80)(line_width 1))
53
        )
54
        (port
55
                (pt 0 96)
56
                (input)
57
                (text "ctl_sw_mask543_en" (rect 0 0 83 12)(font "Arial" ))
58
                (text "ctl_sw_mask543_en" (rect 21 91 104 103)(font "Arial" ))
59
                (line (pt 0 96)(pt 16 96)(line_width 1))
60
        )
61
        (port
62
                (pt 272 32)
63
                (output)
64
                (text "bus_sw_1u" (rect 0 0 44 12)(font "Arial" ))
65
                (text "bus_sw_1u" (rect 207 27 251 39)(font "Arial" ))
66
                (line (pt 272 32)(pt 256 32)(line_width 1))
67
        )
68
        (port
69
                (pt 272 48)
70
                (output)
71
                (text "bus_sw_1d" (rect 0 0 44 12)(font "Arial" ))
72
                (text "bus_sw_1d" (rect 207 43 251 55)(font "Arial" ))
73
                (line (pt 272 48)(pt 256 48)(line_width 1))
74
        )
75
        (port
76
                (pt 272 64)
77
                (output)
78
                (text "bus_sw_2u" (rect 0 0 46 12)(font "Arial" ))
79
                (text "bus_sw_2u" (rect 205 59 251 71)(font "Arial" ))
80
                (line (pt 272 64)(pt 256 64)(line_width 1))
81
        )
82
        (port
83
                (pt 272 80)
84
                (output)
85
                (text "bus_sw_2d" (rect 0 0 46 12)(font "Arial" ))
86
                (text "bus_sw_2d" (rect 205 75 251 87)(font "Arial" ))
87
                (line (pt 272 80)(pt 256 80)(line_width 1))
88
        )
89
        (port
90
                (pt 272 96)
91
                (output)
92
                (text "bus_sw_mask543_en" (rect 0 0 89 12)(font "Arial" ))
93
                (text "bus_sw_mask543_en" (rect 162 91 251 103)(font "Arial" ))
94
                (line (pt 272 96)(pt 256 96)(line_width 1))
95
        )
96
        (drawing
97
                (rectangle (rect 16 16 256 128)(line_width 1))
98
        )
99
)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.