1 |
3 |
gdevic |
// Copyright (C) 1991-2013 Altera Corporation
|
2 |
|
|
// Your use of Altera Corporation's design tools, logic functions
|
3 |
|
|
// and other software and tools, and its AMPP partner logic
|
4 |
|
|
// functions, and any output files from any of the foregoing
|
5 |
|
|
// (including device programming or simulation files), and any
|
6 |
|
|
// associated documentation or information are expressly subject
|
7 |
|
|
// to the terms and conditions of the Altera Program License
|
8 |
|
|
// Subscription Agreement, Altera MegaCore Function License
|
9 |
|
|
// Agreement, or other applicable license agreement, including,
|
10 |
|
|
// without limitation, that your use is for the sole purpose of
|
11 |
|
|
// programming logic devices manufactured by Altera and sold by
|
12 |
|
|
// Altera or its authorized distributors. Please refer to the
|
13 |
|
|
// applicable agreement for further details.
|
14 |
|
|
|
15 |
|
|
// PROGRAM "Quartus II 64-Bit"
|
16 |
|
|
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"
|
17 |
|
|
// CREATED "Mon Oct 13 12:30:20 2014"
|
18 |
|
|
|
19 |
|
|
module inc_dec(
|
20 |
|
|
carry_in,
|
21 |
|
|
limit6,
|
22 |
|
|
decrement,
|
23 |
|
|
d,
|
24 |
|
|
address
|
25 |
|
|
);
|
26 |
|
|
|
27 |
|
|
|
28 |
|
|
input wire carry_in;
|
29 |
|
|
input wire limit6;
|
30 |
|
|
input wire decrement;
|
31 |
|
|
input wire [15:0] d;
|
32 |
|
|
output wire [15:0] address;
|
33 |
|
|
|
34 |
|
|
wire [15:0] address_ALTERA_SYNTHESIZED;
|
35 |
|
|
wire SYNTHESIZED_WIRE_40;
|
36 |
|
|
wire SYNTHESIZED_WIRE_41;
|
37 |
|
|
wire SYNTHESIZED_WIRE_42;
|
38 |
|
|
wire SYNTHESIZED_WIRE_43;
|
39 |
|
|
wire SYNTHESIZED_WIRE_44;
|
40 |
|
|
wire SYNTHESIZED_WIRE_5;
|
41 |
|
|
wire SYNTHESIZED_WIRE_45;
|
42 |
|
|
wire SYNTHESIZED_WIRE_46;
|
43 |
|
|
wire SYNTHESIZED_WIRE_47;
|
44 |
|
|
wire SYNTHESIZED_WIRE_48;
|
45 |
|
|
wire SYNTHESIZED_WIRE_49;
|
46 |
|
|
wire SYNTHESIZED_WIRE_50;
|
47 |
|
|
wire SYNTHESIZED_WIRE_12;
|
48 |
|
|
wire SYNTHESIZED_WIRE_51;
|
49 |
|
|
wire SYNTHESIZED_WIRE_52;
|
50 |
|
|
wire SYNTHESIZED_WIRE_53;
|
51 |
|
|
wire SYNTHESIZED_WIRE_16;
|
52 |
|
|
wire SYNTHESIZED_WIRE_22;
|
53 |
|
|
wire SYNTHESIZED_WIRE_25;
|
54 |
|
|
wire SYNTHESIZED_WIRE_31;
|
55 |
|
|
wire SYNTHESIZED_WIRE_34;
|
56 |
|
|
wire SYNTHESIZED_WIRE_35;
|
57 |
|
|
wire SYNTHESIZED_WIRE_36;
|
58 |
|
|
wire SYNTHESIZED_WIRE_37;
|
59 |
|
|
wire SYNTHESIZED_WIRE_38;
|
60 |
|
|
wire SYNTHESIZED_WIRE_39;
|
61 |
|
|
|
62 |
|
|
|
63 |
|
|
|
64 |
|
|
|
65 |
|
|
assign SYNTHESIZED_WIRE_34 = carry_in & SYNTHESIZED_WIRE_40 & SYNTHESIZED_WIRE_41 & SYNTHESIZED_WIRE_42 & SYNTHESIZED_WIRE_43 & SYNTHESIZED_WIRE_44 & SYNTHESIZED_WIRE_5 & SYNTHESIZED_WIRE_45;
|
66 |
|
|
|
67 |
|
|
assign SYNTHESIZED_WIRE_51 = SYNTHESIZED_WIRE_46 & SYNTHESIZED_WIRE_47 & SYNTHESIZED_WIRE_48 & SYNTHESIZED_WIRE_49 & SYNTHESIZED_WIRE_50 & SYNTHESIZED_WIRE_12;
|
68 |
|
|
|
69 |
|
|
assign SYNTHESIZED_WIRE_38 = SYNTHESIZED_WIRE_51 & SYNTHESIZED_WIRE_52 & SYNTHESIZED_WIRE_53 & SYNTHESIZED_WIRE_16;
|
70 |
|
|
|
71 |
|
|
|
72 |
|
|
inc_dec_2bit b2v_dual_adder_0(
|
73 |
|
|
.carry_borrow_in(carry_in),
|
74 |
|
|
.d1_in(d[1]),
|
75 |
|
|
.d0_in(d[0]),
|
76 |
|
|
.dec1_in(SYNTHESIZED_WIRE_40),
|
77 |
|
|
.dec0_in(SYNTHESIZED_WIRE_41),
|
78 |
|
|
.carry_borrow_out(SYNTHESIZED_WIRE_22),
|
79 |
|
|
.d1_out(address_ALTERA_SYNTHESIZED[1]),
|
80 |
|
|
.d0_out(address_ALTERA_SYNTHESIZED[0]));
|
81 |
|
|
|
82 |
|
|
|
83 |
|
|
inc_dec_2bit b2v_dual_adder_10(
|
84 |
|
|
.carry_borrow_in(SYNTHESIZED_WIRE_51),
|
85 |
|
|
.d1_in(d[13]),
|
86 |
|
|
.d0_in(d[12]),
|
87 |
|
|
.dec1_in(SYNTHESIZED_WIRE_53),
|
88 |
|
|
.dec0_in(SYNTHESIZED_WIRE_52),
|
89 |
|
|
.carry_borrow_out(SYNTHESIZED_WIRE_37),
|
90 |
|
|
.d1_out(address_ALTERA_SYNTHESIZED[13]),
|
91 |
|
|
.d0_out(address_ALTERA_SYNTHESIZED[12]));
|
92 |
|
|
|
93 |
|
|
|
94 |
|
|
inc_dec_2bit b2v_dual_adder_2(
|
95 |
|
|
.carry_borrow_in(SYNTHESIZED_WIRE_22),
|
96 |
|
|
.d1_in(d[3]),
|
97 |
|
|
.d0_in(d[2]),
|
98 |
|
|
.dec1_in(SYNTHESIZED_WIRE_45),
|
99 |
|
|
.dec0_in(SYNTHESIZED_WIRE_42),
|
100 |
|
|
.carry_borrow_out(SYNTHESIZED_WIRE_25),
|
101 |
|
|
.d1_out(address_ALTERA_SYNTHESIZED[3]),
|
102 |
|
|
.d0_out(address_ALTERA_SYNTHESIZED[2]));
|
103 |
|
|
|
104 |
|
|
|
105 |
|
|
inc_dec_2bit b2v_dual_adder_4(
|
106 |
|
|
.carry_borrow_in(SYNTHESIZED_WIRE_25),
|
107 |
|
|
.d1_in(d[5]),
|
108 |
|
|
.d0_in(d[4]),
|
109 |
|
|
.dec1_in(SYNTHESIZED_WIRE_43),
|
110 |
|
|
.dec0_in(SYNTHESIZED_WIRE_44),
|
111 |
|
|
.carry_borrow_out(SYNTHESIZED_WIRE_39),
|
112 |
|
|
.d1_out(address_ALTERA_SYNTHESIZED[5]),
|
113 |
|
|
.d0_out(address_ALTERA_SYNTHESIZED[4]));
|
114 |
|
|
|
115 |
|
|
|
116 |
|
|
inc_dec_2bit b2v_dual_adder_7(
|
117 |
|
|
.carry_borrow_in(SYNTHESIZED_WIRE_47),
|
118 |
|
|
.d1_in(d[8]),
|
119 |
|
|
.d0_in(d[7]),
|
120 |
|
|
.dec1_in(SYNTHESIZED_WIRE_46),
|
121 |
|
|
.dec0_in(SYNTHESIZED_WIRE_48),
|
122 |
|
|
.carry_borrow_out(SYNTHESIZED_WIRE_31),
|
123 |
|
|
.d1_out(address_ALTERA_SYNTHESIZED[8]),
|
124 |
|
|
.d0_out(address_ALTERA_SYNTHESIZED[7]));
|
125 |
|
|
|
126 |
|
|
|
127 |
|
|
inc_dec_2bit b2v_dual_adder_9(
|
128 |
|
|
.carry_borrow_in(SYNTHESIZED_WIRE_31),
|
129 |
|
|
.d1_in(d[10]),
|
130 |
|
|
.d0_in(d[9]),
|
131 |
|
|
.dec1_in(SYNTHESIZED_WIRE_50),
|
132 |
|
|
.dec0_in(SYNTHESIZED_WIRE_49),
|
133 |
|
|
.carry_borrow_out(SYNTHESIZED_WIRE_36),
|
134 |
|
|
.d1_out(address_ALTERA_SYNTHESIZED[10]),
|
135 |
|
|
.d0_out(address_ALTERA_SYNTHESIZED[9]));
|
136 |
|
|
|
137 |
|
|
assign SYNTHESIZED_WIRE_47 = SYNTHESIZED_WIRE_34 & SYNTHESIZED_WIRE_35;
|
138 |
|
|
|
139 |
|
|
assign SYNTHESIZED_WIRE_35 = ~limit6;
|
140 |
|
|
|
141 |
|
|
assign SYNTHESIZED_WIRE_41 = d[0] ^ decrement;
|
142 |
|
|
|
143 |
|
|
assign SYNTHESIZED_WIRE_40 = d[1] ^ decrement;
|
144 |
|
|
|
145 |
|
|
assign SYNTHESIZED_WIRE_50 = d[10] ^ decrement;
|
146 |
|
|
|
147 |
|
|
assign SYNTHESIZED_WIRE_12 = d[11] ^ decrement;
|
148 |
|
|
|
149 |
|
|
assign address_ALTERA_SYNTHESIZED[11] = SYNTHESIZED_WIRE_36 ^ d[11];
|
150 |
|
|
|
151 |
|
|
assign SYNTHESIZED_WIRE_52 = d[12] ^ decrement;
|
152 |
|
|
|
153 |
|
|
assign SYNTHESIZED_WIRE_53 = d[13] ^ decrement;
|
154 |
|
|
|
155 |
|
|
assign SYNTHESIZED_WIRE_16 = d[14] ^ decrement;
|
156 |
|
|
|
157 |
|
|
assign address_ALTERA_SYNTHESIZED[14] = SYNTHESIZED_WIRE_37 ^ d[14];
|
158 |
|
|
|
159 |
|
|
assign address_ALTERA_SYNTHESIZED[15] = SYNTHESIZED_WIRE_38 ^ d[15];
|
160 |
|
|
|
161 |
|
|
assign SYNTHESIZED_WIRE_42 = d[2] ^ decrement;
|
162 |
|
|
|
163 |
|
|
assign SYNTHESIZED_WIRE_45 = d[3] ^ decrement;
|
164 |
|
|
|
165 |
|
|
assign SYNTHESIZED_WIRE_44 = d[4] ^ decrement;
|
166 |
|
|
|
167 |
|
|
assign SYNTHESIZED_WIRE_43 = d[5] ^ decrement;
|
168 |
|
|
|
169 |
|
|
assign SYNTHESIZED_WIRE_5 = d[6] ^ decrement;
|
170 |
|
|
|
171 |
|
|
assign address_ALTERA_SYNTHESIZED[6] = SYNTHESIZED_WIRE_39 ^ d[6];
|
172 |
|
|
|
173 |
|
|
assign SYNTHESIZED_WIRE_48 = d[7] ^ decrement;
|
174 |
|
|
|
175 |
|
|
assign SYNTHESIZED_WIRE_46 = d[8] ^ decrement;
|
176 |
|
|
|
177 |
|
|
assign SYNTHESIZED_WIRE_49 = d[9] ^ decrement;
|
178 |
|
|
|
179 |
|
|
assign address = address_ALTERA_SYNTHESIZED;
|
180 |
|
|
|
181 |
|
|
endmodule
|