OpenCores
URL https://opencores.org/ocsvn/a-z80/a-z80/trunk

Subversion Repositories a-z80

[/] [a-z80/] [trunk/] [cpu/] [control/] [sequencer.v] - Blame information for rev 4

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 3 gdevic 
// Copyright (C) 1991-2013 Altera Corporation
2 
// Your use of Altera Corporation's design tools, logic functions
3 
// and other software and tools, and its AMPP partner logic
4 
// functions, and any output files from any of the foregoing
5 
// (including device programming or simulation files), and any
6 
// associated documentation or information are expressly subject
7 
// to the terms and conditions of the Altera Program License
8 
// Subscription Agreement, Altera MegaCore Function License
9 
// Agreement, or other applicable license agreement, including,
10 
// without limitation, that your use is for the sole purpose of
11 
// programming logic devices manufactured by Altera and sold by
12 
// Altera or its authorized distributors.  Please refer to the
13 
// applicable agreement for further details.
14 
 
15 
// PROGRAM              "Quartus II 64-Bit"
16 
// VERSION              "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"
17 
// CREATED              "Sun Nov 16 23:11:10 2014"
18 
 
19 
module sequencer(
20 
        clk,
21 
        nextM,
22 
        setM1,
23 
        nreset,
24 
        hold_clk_iorq,
25 
        hold_clk_wait,
26 
        hold_clk_busrq,
27 
        M1,
28 
        M2,
29 
        M3,
30 
        M4,
31 
        M5,
32 
        M6,
33 
        T1,
34 
        T2,
35 
        T3,
36 
        T4,
37 
        T5,
38 
        T6,
39 
        timings_en
40 
);
41 
 
42 
 
43 
input wire      clk;
44 
input wire      nextM;
45 
input wire      setM1;
46 
input wire      nreset;
47 
input wire      hold_clk_iorq;
48 
input wire      hold_clk_wait;
49 
input wire      hold_clk_busrq;
50 
output wire     M1;
51 
output wire     M2;
52 
output wire     M3;
53 
output wire     M4;
54 
output wire     M5;
55 
output reg      M6;
56 
output wire     T1;
57 
output wire     T2;
58 
output wire     T3;
59 
output wire     T4;
60 
output wire     T5;
61 
output reg      T6;
62 
output wire     timings_en;
63 
 
64 
wire    ena_M;
65 
wire    ena_T;
66 
reg     DFFE_M4_ff;
67 
wire    SYNTHESIZED_WIRE_20;
68 
reg     DFFE_M5_ff;
69 
reg     DFFE_T1_ff;
70 
wire    SYNTHESIZED_WIRE_21;
71 
reg     DFFE_T2_ff;
72 
reg     DFFE_T3_ff;
73 
reg     DFFE_T4_ff;
74 
reg     DFFE_T5_ff;
75 
reg     DFFE_M1_ff;
76 
reg     DFFE_M2_ff;
77 
reg     DFFE_M3_ff;
78 
wire    SYNTHESIZED_WIRE_10;
79 
wire    SYNTHESIZED_WIRE_11;
80 
wire    SYNTHESIZED_WIRE_12;
81 
wire    SYNTHESIZED_WIRE_13;
82 
wire    SYNTHESIZED_WIRE_14;
83 
wire    SYNTHESIZED_WIRE_15;
84 
wire    SYNTHESIZED_WIRE_16;
85 
wire    SYNTHESIZED_WIRE_17;
86 
wire    SYNTHESIZED_WIRE_18;
87 
wire    SYNTHESIZED_WIRE_19;
88 
 
89 
assign  M1 = DFFE_M1_ff;
90 
assign  M2 = DFFE_M2_ff;
91 
assign  M3 = DFFE_M3_ff;
92 
assign  M4 = DFFE_M4_ff;
93 
assign  M5 = DFFE_M5_ff;
94 
assign  T1 = DFFE_T1_ff;
95 
assign  T2 = DFFE_T2_ff;
96 
assign  T3 = DFFE_T3_ff;
97 
assign  T4 = DFFE_T4_ff;
98 
assign  T5 = DFFE_T5_ff;
99 
 
100 
 
101 
 
102 
assign  SYNTHESIZED_WIRE_13 = DFFE_M4_ff & SYNTHESIZED_WIRE_20;
103 
 
104 
assign  SYNTHESIZED_WIRE_14 = DFFE_M5_ff & SYNTHESIZED_WIRE_20;
105 
 
106 
assign  SYNTHESIZED_WIRE_15 = DFFE_T1_ff & SYNTHESIZED_WIRE_21;
107 
 
108 
assign  SYNTHESIZED_WIRE_16 = DFFE_T2_ff & SYNTHESIZED_WIRE_21;
109 
 
110 
assign  SYNTHESIZED_WIRE_17 = DFFE_T3_ff & SYNTHESIZED_WIRE_21;
111 
 
112 
assign  SYNTHESIZED_WIRE_18 = DFFE_T4_ff & SYNTHESIZED_WIRE_21;
113 
 
114 
assign  SYNTHESIZED_WIRE_19 = DFFE_T5_ff & SYNTHESIZED_WIRE_21;
115 
 
116 
assign  SYNTHESIZED_WIRE_10 = DFFE_M1_ff & SYNTHESIZED_WIRE_20;
117 
 
118 
assign  SYNTHESIZED_WIRE_11 = DFFE_M2_ff & SYNTHESIZED_WIRE_20;
119 
 
120 
assign  SYNTHESIZED_WIRE_12 = DFFE_M3_ff & SYNTHESIZED_WIRE_20;
121 
 
122 
assign  ena_T = ~(hold_clk_iorq | hold_clk_wait | hold_clk_busrq);
123 
 
124 
 
125 
always@(posedge clk or negedge nreset)
126 
begin
127 
if (!nreset)
128 
        begin
129 
        DFFE_M1_ff <= 1;
130 
        end
131 
else
132 
if (ena_M)
133 
        begin
134 
        DFFE_M1_ff <= setM1;
135 
        end
136 
end
137 
 
138 
 
139 
always@(posedge clk or negedge nreset)
140 
begin
141 
if (!nreset)
142 
        begin
143 
        DFFE_M2_ff <= 0;
144 
        end
145 
else
146 
if (ena_M)
147 
        begin
148 
        DFFE_M2_ff <= SYNTHESIZED_WIRE_10;
149 
        end
150 
end
151 
 
152 
 
153 
always@(posedge clk or negedge nreset)
154 
begin
155 
if (!nreset)
156 
        begin
157 
        DFFE_M3_ff <= 0;
158 
        end
159 
else
160 
if (ena_M)
161 
        begin
162 
        DFFE_M3_ff <= SYNTHESIZED_WIRE_11;
163 
        end
164 
end
165 
 
166 
 
167 
always@(posedge clk or negedge nreset)
168 
begin
169 
if (!nreset)
170 
        begin
171 
        DFFE_M4_ff <= 0;
172 
        end
173 
else
174 
if (ena_M)
175 
        begin
176 
        DFFE_M4_ff <= SYNTHESIZED_WIRE_12;
177 
        end
178 
end
179 
 
180 
 
181 
always@(posedge clk or negedge nreset)
182 
begin
183 
if (!nreset)
184 
        begin
185 
        DFFE_M5_ff <= 0;
186 
        end
187 
else
188 
if (ena_M)
189 
        begin
190 
        DFFE_M5_ff <= SYNTHESIZED_WIRE_13;
191 
        end
192 
end
193 
 
194 
 
195 
always@(posedge clk or negedge nreset)
196 
begin
197 
if (!nreset)
198 
        begin
199 
        M6 <= 0;
200 
        end
201 
else
202 
if (ena_M)
203 
        begin
204 
        M6 <= SYNTHESIZED_WIRE_14;
205 
        end
206 
end
207 
 
208 
assign  SYNTHESIZED_WIRE_21 =  ~ena_M;
209 
 
210 
assign  SYNTHESIZED_WIRE_20 =  ~setM1;
211 
 
212 
 
213 
always@(posedge clk or negedge nreset)
214 
begin
215 
if (!nreset)
216 
        begin
217 
        DFFE_T1_ff <= 1;
218 
        end
219 
else
220 
if (ena_T)
221 
        begin
222 
        DFFE_T1_ff <= ena_M;
223 
        end
224 
end
225 
 
226 
 
227 
always@(posedge clk or negedge nreset)
228 
begin
229 
if (!nreset)
230 
        begin
231 
        DFFE_T2_ff <= 0;
232 
        end
233 
else
234 
if (ena_T)
235 
        begin
236 
        DFFE_T2_ff <= SYNTHESIZED_WIRE_15;
237 
        end
238 
end
239 
 
240 
 
241 
always@(posedge clk or negedge nreset)
242 
begin
243 
if (!nreset)
244 
        begin
245 
        DFFE_T3_ff <= 0;
246 
        end
247 
else
248 
if (ena_T)
249 
        begin
250 
        DFFE_T3_ff <= SYNTHESIZED_WIRE_16;
251 
        end
252 
end
253 
 
254 
 
255 
always@(posedge clk or negedge nreset)
256 
begin
257 
if (!nreset)
258 
        begin
259 
        DFFE_T4_ff <= 0;
260 
        end
261 
else
262 
if (ena_T)
263 
        begin
264 
        DFFE_T4_ff <= SYNTHESIZED_WIRE_17;
265 
        end
266 
end
267 
 
268 
 
269 
always@(posedge clk or negedge nreset)
270 
begin
271 
if (!nreset)
272 
        begin
273 
        DFFE_T5_ff <= 0;
274 
        end
275 
else
276 
if (ena_T)
277 
        begin
278 
        DFFE_T5_ff <= SYNTHESIZED_WIRE_18;
279 
        end
280 
end
281 
 
282 
 
283 
always@(posedge clk or negedge nreset)
284 
begin
285 
if (!nreset)
286 
        begin
287 
        T6 <= 0;
288 
        end
289 
else
290 
if (ena_T)
291 
        begin
292 
        T6 <= SYNTHESIZED_WIRE_19;
293 
        end
294 
end
295 
 
296 
assign  ena_M = nextM;
297 
assign  timings_en = ena_T;
298 
 
299 
endmodule

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.