1 |
3 |
gdevic |
//==============================================================
|
2 |
|
|
// Test register file block (without reg. control unit)
|
3 |
|
|
//==============================================================
|
4 |
|
|
`timescale 100 ns/ 100 ns
|
5 |
|
|
|
6 |
|
|
module test_regfile;
|
7 |
|
|
|
8 |
|
|
// ----------------- CLOCKS AND RESET -----------------
|
9 |
|
|
// Define one full T-clock cycle delay
|
10 |
|
|
`define T #2
|
11 |
|
|
bit clk = 1;
|
12 |
|
|
initial repeat (10) #1 clk = ~clk;
|
13 |
|
|
|
14 |
|
|
// ----------------- BUSES -----------------
|
15 |
|
|
// We have 4 Bi-directional buses that can also be 3-stated:
|
16 |
|
|
// On the address-side, there are high and low 8-bit buses
|
17 |
|
|
reg [7:0] db_lo_as; // Drive it using this bus
|
18 |
|
|
wire [7:0] db_lo_as_sig; // Read it using this bus
|
19 |
|
|
|
20 |
|
|
reg [7:0] db_hi_as; // Drive it using this bus
|
21 |
|
|
wire [7:0] db_hi_as_sig; // Read it using this bus
|
22 |
|
|
|
23 |
|
|
// ----------------- BUSES -----------------
|
24 |
|
|
// On the data-side, there are high and low 8-bit buses
|
25 |
|
|
reg [7:0] db_lo_ds; // Drive it using this bus
|
26 |
|
|
wire [7:0] db_lo_ds_sig; // Read it using this bus
|
27 |
|
|
|
28 |
|
|
reg [7:0] db_hi_ds; // Drive it using this bus
|
29 |
|
|
wire [7:0] db_hi_ds_sig; // Read it using this bus
|
30 |
|
|
|
31 |
|
|
// ----------------- CONTROL -----------------
|
32 |
|
|
reg ctl_sw_4u_sig; // Bus switch #4 upstream gate
|
33 |
8 |
gdevic |
reg reg_sw_4d_lo_sig; // Bus switch #4 downstream gate low byte lane
|
34 |
|
|
reg reg_sw_4d_hi_sig; // Bus switch #4 downstream gate high byte lane
|
35 |
3 |
gdevic |
|
36 |
|
|
// ----------------- GP REGS -----------------
|
37 |
|
|
reg reg_sel_af_sig; // Select AF register
|
38 |
|
|
reg reg_sel_af2_sig; // ...
|
39 |
|
|
reg reg_sel_bc_sig;
|
40 |
|
|
reg reg_sel_bc2_sig;
|
41 |
|
|
reg reg_sel_de_sig;
|
42 |
|
|
reg reg_sel_de2_sig;
|
43 |
|
|
reg reg_sel_hl_sig;
|
44 |
|
|
reg reg_sel_hl2_sig;
|
45 |
|
|
reg reg_sel_ix_sig;
|
46 |
|
|
reg reg_sel_iy_sig;
|
47 |
|
|
reg reg_sel_wz_sig;
|
48 |
|
|
reg reg_sel_sp_sig;
|
49 |
|
|
|
50 |
|
|
reg reg_sel_gp_hi_sig; // Select high byte of a GP register
|
51 |
|
|
reg reg_sel_gp_lo_sig; // Select low byte of a GP register
|
52 |
|
|
reg reg_gp_oe_sig; // Write selected GP register to the data bus
|
53 |
|
|
|
54 |
|
|
// ----------------- SYSTEM REGS -----------------
|
55 |
|
|
reg reg_sel_pc_sig; // Select PC register
|
56 |
|
|
reg reg_sel_ir_sig; // Select IR register
|
57 |
|
|
|
58 |
|
|
reg reg_sel_sys_hi_sig; // Select high byte of a system register
|
59 |
|
|
reg reg_sel_sys_lo_sig; // Select low byte of a system register
|
60 |
|
|
reg reg_sys_oe_sig; // Write selected system register to the data bus
|
61 |
|
|
|
62 |
|
|
// ----------------- TEST -------------------
|
63 |
|
|
`define CHECK(arg) \
|
64 |
|
|
assert(db_sig===arg);
|
65 |
|
|
|
66 |
|
|
initial begin
|
67 |
8 |
gdevic |
reg_sw_4d_lo_sig = 0;
|
68 |
|
|
reg_sw_4d_hi_sig = 0;
|
69 |
3 |
gdevic |
ctl_sw_4u_sig = 0;
|
70 |
|
|
|
71 |
|
|
reg_sel_af_sig = 0; // Select AF register
|
72 |
|
|
reg_sel_af2_sig = 0; // ...
|
73 |
|
|
reg_sel_bc_sig = 0;
|
74 |
|
|
reg_sel_bc2_sig = 0;
|
75 |
|
|
reg_sel_de_sig = 0;
|
76 |
|
|
reg_sel_de2_sig = 0;
|
77 |
|
|
reg_sel_hl_sig = 0;
|
78 |
|
|
reg_sel_hl2_sig = 0;
|
79 |
|
|
reg_sel_ix_sig = 0;
|
80 |
|
|
reg_sel_iy_sig = 0;
|
81 |
|
|
reg_sel_wz_sig = 0;
|
82 |
|
|
reg_sel_sp_sig = 0;
|
83 |
|
|
|
84 |
|
|
reg_sel_gp_hi_sig = 0; // Select high byte of a GP register
|
85 |
|
|
reg_sel_gp_lo_sig = 0; // Select low byte of a GP register
|
86 |
|
|
reg_gp_oe_sig = 0; // Write selected GP register to the data bus
|
87 |
|
|
|
88 |
|
|
reg_sel_pc_sig = 0; // Select PC register
|
89 |
|
|
reg_sel_ir_sig = 0; // Select IR register
|
90 |
|
|
|
91 |
|
|
reg_sel_sys_hi_sig = 0; // Select high byte of a system register
|
92 |
|
|
reg_sel_sys_lo_sig = 0; // Select low byte of a system register
|
93 |
|
|
reg_sys_oe_sig = 0; // Write selected system register to the data bus
|
94 |
|
|
|
95 |
|
|
// Test bidirectional data buses and leave them at Z
|
96 |
|
|
`T db_lo_as = 8'hAA;
|
97 |
|
|
db_hi_as = 8'h55;
|
98 |
|
|
db_lo_ds = 8'hCA;
|
99 |
|
|
db_hi_ds = 8'hFE;
|
100 |
|
|
|
101 |
|
|
`T db_lo_as = 'z;
|
102 |
|
|
db_hi_as = 'z;
|
103 |
|
|
db_lo_ds = 'z;
|
104 |
|
|
db_hi_ds = 'z;
|
105 |
|
|
|
106 |
|
|
// Store a value in a GP register and read it back
|
107 |
|
|
`T db_lo_ds = 8'h12;
|
108 |
|
|
db_hi_ds = 8'h34;
|
109 |
|
|
reg_sel_gp_hi_sig = 1;
|
110 |
|
|
reg_sel_gp_lo_sig = 1;
|
111 |
|
|
reg_sel_af_sig = 1;
|
112 |
|
|
`T db_lo_ds = 'z;
|
113 |
|
|
db_hi_ds = 'z;
|
114 |
|
|
reg_sel_af_sig = 0;
|
115 |
|
|
`T
|
116 |
|
|
`T reg_sel_gp_hi_sig = 1;
|
117 |
|
|
reg_sel_gp_lo_sig = 1;
|
118 |
|
|
reg_sel_af_sig = 1;
|
119 |
|
|
reg_gp_oe_sig = 1;
|
120 |
|
|
`T
|
121 |
|
|
|
122 |
|
|
`T $display("End of test");
|
123 |
|
|
end
|
124 |
|
|
|
125 |
|
|
// Drive 3-state bidirectional buses with these statements
|
126 |
|
|
assign db_lo_as_sig = db_lo_as;
|
127 |
|
|
assign db_hi_as_sig = db_hi_as;
|
128 |
|
|
|
129 |
|
|
assign db_lo_ds_sig = db_lo_ds;
|
130 |
|
|
assign db_hi_ds_sig = db_hi_ds;
|
131 |
|
|
|
132 |
|
|
//--------------------------------------------------------------
|
133 |
|
|
// Instantiate register file block
|
134 |
|
|
//--------------------------------------------------------------
|
135 |
|
|
|
136 |
|
|
reg_file reg_file_inst
|
137 |
|
|
(
|
138 |
|
|
.reg_sel_sys_lo(reg_sel_sys_lo_sig) , // input reg_sel_sys_lo_sig
|
139 |
|
|
.reg_sel_gp_lo(reg_sel_gp_lo_sig) , // input reg_sel_gp_lo_sig
|
140 |
|
|
.reg_sel_sys_hi(reg_sel_sys_hi_sig) , // input reg_sel_sys_hi_sig
|
141 |
|
|
.reg_sel_gp_hi(reg_sel_gp_hi_sig) , // input reg_sel_gp_hi_sig
|
142 |
|
|
.reg_sel_ir(reg_sel_ir_sig) , // input reg_sel_ir_sig
|
143 |
|
|
.reg_sel_pc(reg_sel_pc_sig) , // input reg_sel_pc_sig
|
144 |
8 |
gdevic |
.reg_sw_4d_lo(reg_sw_4d_lo_sig) , // input reg_sw_4d_lo_sig
|
145 |
|
|
.reg_sw_4d_hi(reg_sw_4d_hi_sig) , // input reg_sw_4d_hi_sig
|
146 |
3 |
gdevic |
.ctl_sw_4u(ctl_sw_4u_sig) , // input ctl_sw_4u_sig
|
147 |
|
|
.reg_sel_wz(reg_sel_wz_sig) , // input reg_sel_wz_sig
|
148 |
|
|
.reg_sel_sp(reg_sel_sp_sig) , // input reg_sel_sp_sig
|
149 |
|
|
.reg_sel_iy(reg_sel_iy_sig) , // input reg_sel_iy_sig
|
150 |
|
|
.reg_sel_ix(reg_sel_ix_sig) , // input reg_sel_ix_sig
|
151 |
|
|
.reg_sel_hl2(reg_sel_hl2_sig) , // input reg_sel_hl2_sig
|
152 |
|
|
.reg_sel_hl(reg_sel_hl_sig) , // input reg_sel_hl_sig
|
153 |
|
|
.reg_sel_de2(reg_sel_de2_sig) , // input reg_sel_de2_sig
|
154 |
|
|
.reg_sel_de(reg_sel_de_sig) , // input reg_sel_de_sig
|
155 |
|
|
.reg_sel_bc2(reg_sel_bc2_sig) , // input reg_sel_bc2_sig
|
156 |
|
|
.reg_sel_bc(reg_sel_bc_sig) , // input reg_sel_bc_sig
|
157 |
|
|
.reg_sel_af2(reg_sel_af2_sig) , // input reg_sel_af2_sig
|
158 |
|
|
.reg_sel_af(reg_sel_af_sig) , // input reg_sel_af_sig
|
159 |
|
|
.reg_gp_we(reg_gp_we_sig) , // input reg_gp_we_sig
|
160 |
|
|
.reg_sys_we_lo(reg_sys_we_lo_sig) , // input reg_sys_we_lo_sig
|
161 |
|
|
.reg_sys_we_hi(reg_sys_we_hi_sig) , // input reg_sys_we_hi_sig
|
162 |
|
|
.ctl_reg_in_hi(ctl_reg_in_hi_sig) , // input ctl_reg_in_hi_sig
|
163 |
|
|
.ctl_reg_in_lo(ctl_reg_in_lo_sig) , // input ctl_reg_in_lo_sig
|
164 |
|
|
.ctl_reg_out_lo(ctl_reg_out_lo_sig) , // input ctl_reg_out_lo_sig
|
165 |
|
|
.ctl_reg_out_hi(ctl_reg_out_hi_sig) , // input ctl_reg_out_hi_sig
|
166 |
|
|
.clk(clk) , // input clk_sig
|
167 |
|
|
.db_lo_ds(db_lo_ds_sig) , // inout [7:0] db_lo_ds_sig
|
168 |
|
|
.db_hi_ds(db_hi_ds_sig) , // inout [7:0] db_hi_ds_sig
|
169 |
|
|
.db_lo_as(db_lo_as_sig) , // inout [7:0] db_lo_as_sig
|
170 |
|
|
.db_hi_as(db_hi_as_sig) // inout [7:0] db_hi_as_sig
|
171 |
|
|
);
|
172 |
|
|
|
173 |
|
|
endmodule
|