URL https://opencores.org/ocsvn/ac97/ac97/trunk

Subversion Repositories ac97

[/] [ac97/] [trunk/] [bench/] [verilog/] [test_bench_top.v] - Blame information for rev 21

Go to most recent revision | Details | Compare with Previous | View Log


/////////////////////////////////////////////////////////////////////
////                                                             ////
////  Top Level Test Bench                                       ////
////                                                             ////
////                                                             ////
////  Author: Rudolf Usselmann                                   ////
////          rudi@asics.ws                                      ////
////                                                             ////
////                                                             ////
////  Downloaded from: http://www.opencores.org/cores/ac97_ctrl/ ////
////                                                             ////
/////////////////////////////////////////////////////////////////////
////                                                             ////
//// Copyright (C) 2000-2002 Rudolf Usselmann                    ////
////                         www.asics.ws                        ////
////                         rudi@asics.ws                       ////
////                                                             ////
//// This source file may be used and distributed without        ////
//// restriction provided that this copyright statement is not   ////
//// removed from the file and that any derivative work contains ////
//// the original copyright notice and the associated disclaimer.////
////                                                             ////
////     THIS SOFTWARE IS PROVIDED ``AS IS'' AND WITHOUT ANY     ////
//// EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED   ////
//// TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS   ////
//// FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL THE AUTHOR      ////
//// OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,         ////
//// INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES    ////
//// (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE   ////
//// GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR        ////
//// BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF  ////
//// LIABILITY, WHETHER IN  CONTRACT, STRICT LIABILITY, OR TORT  ////
//// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT  ////
//// OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE         ////
//// POSSIBILITY OF SUCH DAMAGE.                                 ////
////                                                             ////
/////////////////////////////////////////////////////////////////////
 
//  CVS Log
//
//  $Id: test_bench_top.v,v 1.4 2002-09-19 06:36:19 rudi Exp $
//
//  $Date: 2002-09-19 06:36:19 $
//  $Revision: 1.4 $
//  $Author: rudi $
//  $Locker:  $
//  $State: Exp $
//
// Change History:
//               $Log: not supported by cvs2svn $
//               Revision 1.3  2002/03/11 03:21:12  rudi
//
//               - Added defines to select fifo depth between 4, 8 and 16 entries.
//
//               Revision 1.2  2002/03/05 04:44:04  rudi
//
//               - Fixed the order of the thrash hold bits to match the spec.
//               - Many minor synthesis cleanup items ...
//
//               Revision 1.1  2002/02/13 08:22:32  rudi
//
//               Added test bench for public release
//
//
//
//                        
 
`include "ac97_defines.v"
 
module test;
 
reg             clk;
reg             rst;
wire    [31:0]   wb_data_i;
wire    [31:0]   wb_data_o;
wire    [31:0]   wb_addr_i;
wire    [3:0]    wb_sel_i;
wire            wb_we_i;
wire            wb_cyc_i;
wire            wb_stb_i;
wire            wb_ack_o;
wire            wb_err_o;
wire            int;
wire    [8:0]    dma_req;
reg     [8:0]    dma_ack;
reg             susp_req;
reg             resume_req;
wire            suspended;
reg             bit_clk;
wire            sync;
wire            sdata_out;
wire            sdata_in;
wire            ac97_reset_;
 
// Test Bench Variables
reg             verbose;
integer         error_cnt;
 
// DMA model
reg             wb_busy;
reg             oc0_dma_en;
reg             oc1_dma_en;
reg             oc2_dma_en;
reg             oc3_dma_en;
reg             oc4_dma_en;
reg             oc5_dma_en;
reg             ic0_dma_en;
reg             ic1_dma_en;
reg             ic2_dma_en;
reg     [31:0]   oc0_mem[0:256];
reg     [31:0]   oc1_mem[0:256];
reg     [31:0]   oc2_mem[0:256];
reg     [31:0]   oc3_mem[0:256];
reg     [31:0]   oc4_mem[0:256];
reg     [31:0]   oc5_mem[0:256];
reg     [31:0]   ic0_mem[0:256];
reg     [31:0]   ic1_mem[0:256];
reg     [31:0]   ic2_mem[0:256];
reg     [31:0]   reg_mem[0:256];
integer         oc0_ptr;
integer         oc1_ptr;
integer         oc2_ptr;
integer         oc3_ptr;
integer         oc4_ptr;
integer         oc5_ptr;
integer         ic0_ptr;
integer         ic1_ptr;
integer         ic2_ptr;
 
integer         oc0_th;
integer         oc1_th;
integer         oc2_th;
integer         oc3_th;
integer         oc4_th;
integer         oc5_th;
integer         ic0_th;
integer         ic1_th;
integer         ic2_th;
 
reg     [31:0]   ints_r;
reg             int_chk_en;
reg             int_ctrl_en;
integer         int_cnt;
 
integer         n;
 
// Misc Variables
reg     [31:0]   data;
reg     [31:0]   data1;
reg     [31:0]   data2;
reg     [31:0]   tmp;
integer         size, frames, m, p;
 
/////////////////////////////////////////////////////////////////////
//
// Defines 
//
 
`define CSR             8'h00
`define OCC0            8'h04
`define OCC1            8'h08
`define ICC             8'h0c
`define CRAC            8'h10
`define INTM            8'h14
`define INTS            8'h18
 
`define OC0             8'h20
`define OC1             8'h24
`define OC2             8'h28
`define OC3             8'h2c
`define OC4             8'h30
`define OC5             8'h34
`define IC0             8'h38
`define IC1             8'h3c
`define IC2             8'h40
 
/////////////////////////////////////////////////////////////////////
//
// Simulation Initialization and Start up Section
//
 
task do_rst;
 
begin
        wb_busy = 0;
        oc0_dma_en = 0;
        oc1_dma_en = 0;
        oc2_dma_en = 0;
        oc3_dma_en = 0;
        oc4_dma_en = 0;
        oc5_dma_en = 0;
        ic0_dma_en = 0;
        ic1_dma_en = 0;
        ic2_dma_en = 0;
 
        oc0_ptr = 0;
        oc1_ptr = 0;
        oc2_ptr = 0;
        oc3_ptr = 0;
        oc4_ptr = 0;
        oc5_ptr = 0;
        ic0_ptr = 0;
        ic1_ptr = 0;
        ic2_ptr = 0;
 
        rst = 0;
        repeat(48)      @(posedge clk);
        rst = 1;
        repeat(48)      @(posedge clk);
 
end
 
endtask
 
initial
   begin
        $display("\n\n");
        $display("*****************************************************");
        $display("* WISHBONE Memory Controller Simulation started ... *");
        $display("*****************************************************");
        $display("\n");
`ifdef WAVES
        $shm_open("waves");
        $shm_probe("AS",test,"AS");
        $display("INFO: Signal dump enabled ...\n\n");
`endif
        //wd_cnt = 0;
        int_chk_en = 1;
        int_ctrl_en = 0;
        int_cnt = 0;
        error_cnt = 0;
        clk = 1;
        bit_clk = 0;
        rst = 0;
        susp_req = 0;
        resume_req = 0;
        verbose = 1;
        dma_ack = 0;
 
        wb_busy = 0;
        oc0_dma_en = 0;
        oc1_dma_en = 0;
        oc2_dma_en = 0;
        oc3_dma_en = 0;
        oc4_dma_en = 0;
        oc5_dma_en = 0;
        ic0_dma_en = 0;
        ic1_dma_en = 0;
        ic2_dma_en = 0;
 
        oc0_ptr = 0;
        oc1_ptr = 0;
        oc2_ptr = 0;
        oc3_ptr = 0;
        oc4_ptr = 0;
        oc5_ptr = 0;
        ic0_ptr = 0;
        ic1_ptr = 0;
        ic2_ptr = 0;
 
 
        oc0_th = 4;
        oc1_th = 4;
        oc2_th = 4;
        oc3_th = 4;
        oc4_th = 4;
        oc5_th = 4;
        ic0_th = 4;
        ic1_th = 4;
        ic2_th = 4;
 
 
`ifdef AC97_OUT_FIFO_DEPTH_8
        oc0_th = oc0_th * 2;
        oc1_th = oc1_th * 2;
        oc2_th = oc2_th * 2;
        oc3_th = oc3_th * 2;
        oc4_th = oc4_th * 2;
        oc5_th = oc5_th * 2;
`endif
 
`ifdef AC97_OUT_FIFO_DEPTH_16
        oc0_th = oc0_th * 4;
        oc1_th = oc1_th * 4;
        oc2_th = oc2_th * 4;
        oc3_th = oc3_th * 4;
        oc4_th = oc4_th * 4;
        oc5_th = oc5_th * 4;
`endif
 
`ifdef AC97_IN_FIFO_DEPTH_8
        ic0_th = ic0_th * 2;
        ic1_th = ic1_th * 2;
        ic2_th = ic2_th * 2;
`endif
 
`ifdef AC97_IN_FIFO_DEPTH_16
        ic0_th = ic0_th * 4;
        ic1_th = ic1_th * 4;
        ic2_th = ic2_th * 4;
`endif
 
 
 
        repeat(48)      @(posedge clk);
        rst = 1;
        repeat(48)      @(posedge clk);
 
        // HERE IS WHERE THE TEST CASES GO ...
 
if(1)   // Full Regression Run
   begin
$display(" ......................................................");
$display(" :                                                    :");
$display(" :    Regression Run ...                              :");
$display(" :....................................................:");
 
        basic1;
 
        do_rst;
 
        basic2;
 
        do_rst;
 
        vsr1;
 
        vsr_int;
 
   end
else
if(1)   // Debug Tests
   begin
$display(" ......................................................");
$display(" :                                                    :");
$display(" :    Test Debug Testing ...                          :");
$display(" :....................................................:");
 
        //basic1;
 
        //do_rst;
 
        //basic2;
 
        //do_rst;
 
        //vsr1;
 
        vsr_int;
 
        repeat(100)     @(posedge clk);
        $finish;
   end
else
   begin
 
        //
        // TEST DEVELOPMENT AREA
        //
 
$display("\n\n");
$display("*****************************************************");
$display("*** XXX AC97 I/O Test ...                         ***");
$display("*****************************************************\n");
 
 
        wb_busy = 1;
        m0.wb_wr1(`INTM,4'hf, 32'h0000_0003);
        m0.wb_wr1(`OCC0,4'hf, 32'h7373_7373);
        m0.wb_wr1(`OCC1,4'hf, 32'h0000_7373);
        m0.wb_wr1(`ICC,4'hf, 32'h0073_7373);
        m0.wb_wr1(`OCC0,4'hf, 32'h7272_7272);
        m0.wb_wr1(`OCC1,4'hf, 32'h0000_7272);
 
        wb_busy = 0;
        oc0_dma_en = 1;
        oc1_dma_en = 1;
        oc2_dma_en = 1;
        oc3_dma_en = 1;
        oc4_dma_en = 1;
        oc5_dma_en = 1;
        ic0_dma_en = 1;
        ic1_dma_en = 1;
        ic2_dma_en = 1;
 
        for(n=0;n<256;n=n+1)
           begin
                oc0_mem[n] = $random;
                oc1_mem[n] = $random;
                oc2_mem[n] = $random;
                oc3_mem[n] = $random;
                oc4_mem[n] = $random;
                oc5_mem[n] = $random;
                ic0_mem[n] = $random;
                ic1_mem[n] = $random;
                ic2_mem[n] = $random;
           end
 
        u1.init(0);
        frames = 139;
 
fork
        u1.tx1( frames,                                 // Number of frames to process
                0,                                       // How many frames before codec is ready
                10'b1111_1111_11,                        // Output slots valid bits
                10'b1111_1111_11,                        // Input slots valid bits
                20'b00_00_00_00_00_00_00_00_00_00,       // Output Slots intervals
                20'b00_00_00_00_00_00_00_00_00_00        // Input Slots intervals
                );
 
        begin   // Do a register Write
                repeat(2)       @(posedge sync);
 
                for(n=0;n<75;n=n+1)
                   begin
                        @(negedge sync);
                        repeat(230)     @(posedge bit_clk);
 
                        repeat(n)       @(posedge bit_clk);
 
                        while(wb_busy)  @(posedge clk);
                        wb_busy = 1;
                        m0.wb_wr1(`CRAC,4'hf, {1'b1, 8'h0, n[6:0], 16'h1234 + n[7:0]} );
                        wb_busy = 0;
 
                        while(!int)     @(posedge clk);
 
                        while(wb_busy)  @(posedge clk);
                        wb_busy = 1;
                        m0.wb_rd1(`CRAC,4'hf, reg_mem[n] );
                        m0.wb_wr1(`CSR, 4'hf, 32'h0000_0001);
 
                        repeat(10)      @(posedge clk);
                        force bit_clk = 0;
                        repeat(80)      @(posedge clk);
 
                        m0.wb_wr1(`CSR, 4'hf, 32'h0000_0002);
 
                        repeat(300)     @(posedge clk);
 
                        release bit_clk;
 
                        wb_busy = 0;
 
                   end
        end
join
 
repeat(300)     @(posedge bit_clk);
 
        for(n=0;n<75;n=n+1)
           begin
 
                        tmp = u1.is2_mem[n];
                        data2 = {16'h0, tmp[19:4]};
                        tmp = reg_mem[n];
                        data1 = {16'h0, tmp[15:0]};
 
                if(     (data1 !== data2) |
                        (^data1 === 1'hx) |
                        (^data2 === 1'hx)
                        )
                   begin
                        $display("ERROR: Register Read Data %0d Mismatch Expected: %h Got: %h",
                        n, data2, data1);
                        error_cnt = error_cnt + 1;
                   end
 
           end
 
        size = frames - 4;
 
        for(n=0;n<size;n=n+1)
           begin
                data1 = u1.rs3_mem[n];
                data = oc0_mem[n[8:1]];
 
                if(~n[0])        data2 = {12'h0, data[15:0], 4'h0};
                else            data2 = {12'h0, data[31:16], 4'h0};
 
                if(     (data1 !== data2) |
                        (^data1 === 1'hx) |
                        (^data2 === 1'hx)
                        )
                   begin
                        $display("ERROR: Out. CH0 Sample %0d Mismatch Sent: %h Got: %h",
                        n, data2, data1);
                        error_cnt = error_cnt + 1;
                   end
           end
 
        for(n=0;n<size;n=n+1)
           begin
                data1 = u1.rs4_mem[n];
                data = oc1_mem[n[8:1]];
 
                if(~n[0])        data2 = {12'h0, data[15:0], 4'h0};
                else            data2 = {12'h0, data[31:16], 4'h0};
 
                if(     (data1 !== data2) |
                        (^data1 === 1'hx) |
                        (^data2 === 1'hx)
                        )
                   begin
                        $display("ERROR: Out. CH1 Sample %0d Mismatch Sent: %h Got: %h",
                        n, data2, data1);
                        error_cnt = error_cnt + 1;
                   end
           end
 
        for(n=0;n<size;n=n+1)
           begin
                data1 = u1.rs6_mem[n];
                data = oc2_mem[n[8:1]];
 
                if(~n[0])        data2 = {12'h0, data[15:0], 4'h0};
                else            data2 = {12'h0, data[31:16], 4'h0};
 
                if(     (data1 !== data2) |
                        (^data1 === 1'hx) |
                        (^data2 === 1'hx)
                        )
                   begin
                        $display("ERROR: Out. CH2 Sample %0d Mismatch Sent: %h Got: %h",
                        n, data2, data1);
                        error_cnt = error_cnt + 1;
                   end
           end
 
        for(n=0;n<size;n=n+1)
           begin
                data1 = u1.rs7_mem[n];
                data = oc3_mem[n[8:1]];
 
                if(~n[0])        data2 = {12'h0, data[15:0], 4'h0};
                else            data2 = {12'h0, data[31:16], 4'h0};
 
                if(     (data1 !== data2) |
                        (^data1 === 1'hx) |
                        (^data2 === 1'hx)
                        )
                   begin
                        $display("ERROR: Out. CH3 Sample %0d Mismatch Sent: %h Got: %h",
                        n, data2, data1);
                        error_cnt = error_cnt + 1;
                   end
           end
 
        for(n=0;n<size;n=n+1)
           begin
                data1 = u1.rs8_mem[n];
                data = oc4_mem[n[8:1]];
 
                if(~n[0])        data2 = {12'h0, data[15:0], 4'h0};
                else            data2 = {12'h0, data[31:16], 4'h0};
 
                if(     (data1 !== data2) |
                        (^data1 === 1'hx) |
                        (^data2 === 1'hx)
                        )
                   begin
                        $display("ERROR: Out. CH4 Sample %0d Mismatch Sent: %h Got: %h",
                        n, data2, data1);
                        error_cnt = error_cnt + 1;
                   end
           end
 
        for(n=0;n<size;n=n+1)
           begin
                data1 = u1.rs9_mem[n];
                data = oc5_mem[n[8:1]];
 
                if(~n[0])        data2 = {12'h0, data[15:0], 4'h0};
                else            data2 = {12'h0, data[31:16], 4'h0};
 
                if(     (data1 !== data2) |
                        (^data1 === 1'hx) |
                        (^data2 === 1'hx)
                        )
                   begin
                        $display("ERROR: Out. CH5 Sample %0d Mismatch Sent: %h Got: %h",
                        n, data2, data1);
                        error_cnt = error_cnt + 1;
                   end
           end
 
        for(n=0;n<size;n=n+1)
           begin
                data1 = u1.is3_mem[n];
                data = ic0_mem[n[8:1]];
 
                if(~n[0])        data2 = {12'h0, data[15:0], 4'h0};
                else            data2 = {12'h0, data[31:16], 4'h0};
 
                if(     (data1 !== data2) |
                        (^data1 === 1'hx) |
                        (^data2 === 1'hx)
                        )
                   begin
                        $display("ERROR: In. CH0 Sample %0d Mismatch Sent: %h Got: %h",
                        n, data2, data1);
                        error_cnt = error_cnt + 1;
                   end
           end
 
        for(n=0;n<size;n=n+1)
           begin
                data1 = u1.is4_mem[n];
                data = ic1_mem[n[8:1]];
 
                if(~n[0])        data2 = {12'h0, data[15:0], 4'h0};
                else            data2 = {12'h0, data[31:16], 4'h0};
 
                if(     (data1 !== data2) |
                        (^data1 === 1'hx) |
                        (^data2 === 1'hx)
                        )
                   begin
                        $display("ERROR: In. CH1 Sample %0d Mismatch Sent: %h Got: %h",
                        n, data2, data1);
                        error_cnt = error_cnt + 1;
                   end
           end
 
        for(n=0;n<size;n=n+1)
           begin
                data1 = u1.is6_mem[n];
                data = ic2_mem[n[8:1]];
 
                if(~n[0])        data2 = {12'h0, data[15:0], 4'h0};
                else            data2 = {12'h0, data[31:16], 4'h0};
 
                if(     (data1 !== data2) |
                        (^data1 === 1'hx) |
                        (^data2 === 1'hx)
                        )
                   begin
                        $display("ERROR: In. CH2 Sample %0d Mismatch Sent: %h Got: %h",
                        n, data2, data1);
                        error_cnt = error_cnt + 1;
                   end
           end
 
show_errors;
$display("*****************************************************");
$display("*** Test DONE ...                                 ***");
$display("*****************************************************\n\n");
 
 
repeat(6000)    @(posedge clk);
$finish;
 
   end
 
        repeat(100)     @(posedge clk);
        $finish;
   end
 
 
task wait_sync;
 
begin
 
while(!sync)    @(posedge bit_clk);
repeat(2)       @(posedge bit_clk);
end
endtask
 
/////////////////////////////////////////////////////////////////////
//
// Simple Interrupt Handler
//
 
always @(posedge clk)
begin
if(int & int_chk_en)
   begin
        while(wb_busy)  @(posedge clk);
        wb_busy = 1;
        m0.wb_rd1(`INTS,4'hf, ints_r);
        //$display("INFO: Got Interrupt (%0d). INTS: %h (%t)", int_cnt, ints_r, $time);
        wb_busy = 0;
        int_cnt = int_cnt + 1;
   end
if(int & int_ctrl_en)
   begin
 
        while(wb_busy)  @(posedge clk);
        wb_busy = 1;
        m0.wb_rd1(`INTS,4'hf, ints_r);
        //$display("INFO: Got Interrupt (%0d). INTS: %h (%t)", int_cnt, ints_r, $time);
 
        out_chan_int_handl(ints_r[04:02],0);
        out_chan_int_handl(ints_r[07:05],1);
        out_chan_int_handl(ints_r[10:08],2);
        out_chan_int_handl(ints_r[13:11],3);
        out_chan_int_handl(ints_r[16:14],4);
        out_chan_int_handl(ints_r[19:17],5);
 
        in_chan_int_handl(ints_r[22:20],0);
        in_chan_int_handl(ints_r[25:23],1);
        in_chan_int_handl(ints_r[28:26],2);
 
        m0.wb_rd1(`INTS,4'hf, ints_r);
        wb_busy = 0;
        int_cnt = int_cnt + 1;
   end
end
 
 
task out_chan_int_handl;
input   [2:0]    int_r;
input           ch;
 
reg     [2:0]    int_r;
integer         ch;
integer         p;
 
begin
 
        if(int_r[0])     // Output Channel at Thrash hold
           begin
                case(ch)
                0: begin
                        for(p=0;p<oc0_th;p=p+1)
                                m0.wb_wr1(`OC0,4'hf, oc0_mem[oc0_ptr+p] );
                        oc0_ptr = oc0_ptr + oc0_th;
                   end
                1: begin
                        for(p=0;p<oc1_th;p=p+1)
                                m0.wb_wr1(`OC1,4'hf, oc1_mem[oc1_ptr+p] );
                        oc1_ptr = oc1_ptr + oc1_th;
                   end
                2: begin
                        for(p=0;p<oc2_th;p=p+1)
                                m0.wb_wr1(`OC2,4'hf, oc2_mem[oc2_ptr+p] );
                        oc2_ptr = oc2_ptr + oc2_th;
                   end
                3: begin
                        for(p=0;p<oc3_th;p=p+1)
                                m0.wb_wr1(`OC3,4'hf, oc3_mem[oc3_ptr+p] );
                        oc3_ptr = oc3_ptr + oc3_th;
                   end
                4: begin
                        for(p=0;p<oc4_th;p=p+1)
                                m0.wb_wr1(`OC4,4'hf, oc4_mem[oc4_ptr+p] );
                        oc4_ptr = oc4_ptr + oc4_th;
                   end
                5: begin
                        for(p=0;p<oc5_th;p=p+1)
                                m0.wb_wr1(`OC5,4'hf, oc5_mem[oc5_ptr+p] );
                        oc5_ptr = oc5_ptr + oc5_th;
                   end
                endcase
           end
        if(int_r[1])    // Output Channel FIFO Underrun
                $display("ERROR: Output Channel %0d FIFO Underrun", ch);
 
        if(int_r[2])    // Output Channel FIFO Overun
                $display("ERROR: Output Channel %0d FIFO Ovverun", ch);
end
endtask
 
 
 
task in_chan_int_handl;
input   [2:0]    int_r;
input           ch;
 
reg     [2:0]    int_r;
integer         ch;
integer         p;
 
begin
        if(int_r[0])     // Input Channel at Thrash hold
           begin
                case(ch)
                0: begin
                        for(p=0;p<ic0_th;p=p+1)
                                m0.wb_rd1(`IC0,4'hf, ic0_mem[ic0_ptr+p] );
                        ic0_ptr = ic0_ptr + ic0_th;
                   end
                1: begin
                        for(p=0;p<ic1_th;p=p+1)
                                m0.wb_rd1(`IC1,4'hf, ic1_mem[ic1_ptr+p] );
                        ic1_ptr = ic1_ptr + ic1_th;
                   end
                2: begin
                        for(p=0;p<ic2_th;p=p+1)
                                m0.wb_rd1(`IC2,4'hf, ic2_mem[ic2_ptr+p] );
                        ic2_ptr = ic2_ptr + ic2_th;
                   end
                endcase
           end
        if(int_r[1])    // Input Channel FIFO Underrun
                $display("ERROR: Input Channel %0d FIFO Underrun", ch);
 
        if(int_r[2])    // Input Channel FIFO Overun
                $display("ERROR: Input Channel %0d FIFO Ovverun", ch);
end
endtask
 
 
 
/////////////////////////////////////////////////////////////////////
//
// Simple DMA Engine
//
 
always @(posedge clk)
if(oc0_dma_en & dma_req[0])
   begin
        while(wb_busy)  @(posedge clk);
        wb_busy = 1;
 
        for(p=0;p<oc0_th;p=p+1)
                m0.wb_wr1(`OC0,4'hf, oc0_mem[oc0_ptr+p] );
        oc0_ptr = oc0_ptr + oc0_th;
 
        wb_busy = 0;
        dma_ack[0] = 1;
        @(posedge clk);
        #1 dma_ack[0] = 0;
   end
 
 
always @(posedge clk)
if(oc1_dma_en & dma_req[1])
   begin
        while(wb_busy)  @(posedge clk);
        wb_busy = 1;
        for(p=0;p<oc1_th;p=p+1)
                m0.wb_wr1(`OC1,4'hf, oc1_mem[oc1_ptr+p] );
        oc1_ptr = oc1_ptr + oc1_th;
        wb_busy = 0;
        dma_ack[1] = 1;
        @(posedge clk);
        #1 dma_ack[1] = 0;
   end
 
always @(posedge clk)
if(oc2_dma_en & dma_req[2])
   begin
        while(wb_busy)  @(posedge clk);
        wb_busy = 1;
        for(p=0;p<oc2_th;p=p+1)
                m0.wb_wr1(`OC2,4'hf, oc2_mem[oc2_ptr+p] );
        oc2_ptr = oc2_ptr + oc2_th;
        wb_busy = 0;
        dma_ack[2] = 1;
        @(posedge clk);
        #1 dma_ack[2] = 0;
   end
 
always @(posedge clk)
if(oc3_dma_en & dma_req[3])
   begin
        while(wb_busy)  @(posedge clk);
        wb_busy = 1;
        for(p=0;p<oc3_th;p=p+1)
                m0.wb_wr1(`OC3,4'hf, oc3_mem[oc3_ptr+p] );
        oc3_ptr = oc3_ptr + oc3_th;
        wb_busy = 0;
        dma_ack[3] = 1;
        @(posedge clk);
        #1 dma_ack[3] = 0;
   end
 
always @(posedge clk)
if(oc4_dma_en & dma_req[4])
   begin
        while(wb_busy)  @(posedge clk);
        wb_busy = 1;
        for(p=0;p<oc4_th;p=p+1)
                m0.wb_wr1(`OC4,4'hf, oc4_mem[oc4_ptr+p] );
        oc4_ptr = oc4_ptr + oc4_th;
        wb_busy = 0;
        dma_ack[4] = 1;
        @(posedge clk);
        #1 dma_ack[4] = 0;
   end
 
always @(posedge clk)
if(oc5_dma_en & dma_req[5])
   begin
        while(wb_busy)  @(posedge clk);
        wb_busy = 1;
        for(p=0;p<oc5_th;p=p+1)
                m0.wb_wr1(`OC5,4'hf, oc5_mem[oc5_ptr+p] );
        oc5_ptr = oc5_ptr + oc5_th;
        wb_busy = 0;
        dma_ack[5] = 1;
        @(posedge clk);
        #1 dma_ack[5] = 0;
   end
 
always @(posedge clk)
if(ic0_dma_en & dma_req[6])
   begin
        while(wb_busy)  @(posedge clk);
        wb_busy = 1;
        for(p=0;p<ic0_th;p=p+1)
                m0.wb_rd1(`IC0,4'hf, ic0_mem[ic0_ptr+p] );
        ic0_ptr = ic0_ptr + ic0_th;
        wb_busy = 0;
        dma_ack[6] = 1;
        @(posedge clk);
        #1 dma_ack[6] = 0;
   end
 
always @(posedge clk)
if(ic1_dma_en & dma_req[7])
   begin
        while(wb_busy)  @(posedge clk);
        wb_busy = 1;
        for(p=0;p<ic1_th;p=p+1)
                m0.wb_rd1(`IC1,4'hf, ic1_mem[ic1_ptr+p] );
        ic1_ptr = ic1_ptr + ic1_th;
        wb_busy = 0;
        dma_ack[7] = 1;
        @(posedge clk);
        #1 dma_ack[7] = 0;
   end
 
always @(posedge clk)
if(ic2_dma_en & dma_req[8])
   begin
        while(wb_busy)  @(posedge clk);
        wb_busy = 1;
        for(p=0;p<ic2_th;p=p+1)
                m0.wb_rd1(`IC2,4'hf, ic2_mem[ic2_ptr+p] );
        ic2_ptr = ic2_ptr + ic2_th;
        wb_busy = 0;
        dma_ack[8] = 1;
        @(posedge clk);
        #1 dma_ack[8] = 0;
   end
 
 
 
 
/////////////////////////////////////////////////////////////////////
//
// Clock Generation
//
 
always #2.5     clk = ~clk;
//always #15    clk = ~clk;
 
always #40.69   bit_clk <= ~bit_clk;
 
 
/////////////////////////////////////////////////////////////////////
//
// WISHBONE AC 97 Controller IP Core
//
 
ac97_top        u0(
                .clk_i(         clk             ),
                .rst_i(         rst             ),
                .wb_data_i(     wb_data_i       ),
                .wb_data_o(     wb_data_o       ),
                .wb_addr_i(     wb_addr_i       ),
                .wb_sel_i(      wb_sel_i        ),
                .wb_we_i(       wb_we_i         ),
                .wb_cyc_i(      wb_cyc_i        ),
                .wb_stb_i(      wb_stb_i        ),
                .wb_ack_o(      wb_ack_o        ),
                .wb_err_o(      wb_err_o        ),
                .int_o(         int             ),
                .dma_req_o(     dma_req         ),
                .dma_ack_i(     dma_ack         ),
                .suspended_o(   suspended       ),
                .bit_clk_pad_i( bit_clk         ),
                .sync_pad_o(    sync            ),
                .sdata_pad_o(   sdata_out       ),
                .sdata_pad_i(   sdata_in        ),
                .ac97_reset_pad_o_(     ac97_reset_     )
                );
 
/////////////////////////////////////////////////////////////////////
//
// WISHBONE Master Model
//
 
wb_mast m0(     .clk(           clk             ),
                .rst(           rst             ),
                .adr(           wb_addr_i       ),
                .din(           wb_data_o       ),
                .dout(          wb_data_i       ),
                .cyc(           wb_cyc_i        ),
                .stb(           wb_stb_i        ),
                .sel(           wb_sel_i        ),
                .we(            wb_we_i         ),
                .ack(           wb_ack_o        ),
                .err(           wb_err_o        ),
                .rty(                           )
                );
 
/////////////////////////////////////////////////////////////////////
//
// AC 97 Codec Model
//
 
 
ac97_codec_top  u1(
                .clk(           bit_clk         ),
                .rst(           rst             ),
                .sync(          sync            ),
                .sdata_out(     sdata_in        ),
                .sdata_in(      sdata_out       )
                );
 
 
 
/////////////////////////////////////////////////////////////////////
//
// Tests and libraries
//
 
 
`include "tests.v"
 
endmodule
 
 

Line No.	Rev	Author	Line
1	7	rudi	`/////////////////////////////////////////////////////////////////////`
2			`//// ////`
3			`//// Top Level Test Bench ////`
4			`//// ////`
5			`//// ////`
6			`//// Author: Rudolf Usselmann ////`
7			`//// rudi@asics.ws ////`
8			`//// ////`
9			`//// ////`
10			`//// Downloaded from: http://www.opencores.org/cores/ac97_ctrl/ ////`
11			`//// ////`
12			`/////////////////////////////////////////////////////////////////////`
13			`//// ////`
14	15	rudi	`//// Copyright (C) 2000-2002 Rudolf Usselmann ////`
15			`//// www.asics.ws ////`
16			`//// rudi@asics.ws ////`
17	7	rudi	`//// ////`
18			`//// This source file may be used and distributed without ////`
19			`//// restriction provided that this copyright statement is not ////`
20			`//// removed from the file and that any derivative work contains ////`
21			`//// the original copyright notice and the associated disclaimer.////`
22			`//// ////`
23			//// THIS SOFTWARE IS PROVIDED ``AS IS'' AND WITHOUT ANY ////
24			`//// EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED ////`
25			`//// TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS ////`
26			`//// FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL THE AUTHOR ////`
27			`//// OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, ////`
28			`//// INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES ////`
29			`//// (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE ////`
30			`//// GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR ////`
31			`//// BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF ////`
32			`//// LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT ////`
33			`//// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT ////`
34			`//// OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE ////`
35			`//// POSSIBILITY OF SUCH DAMAGE. ////`
36			`//// ////`
37			`/////////////////////////////////////////////////////////////////////`
38
39			`// CVS Log`
40			`//`
41	15	rudi	`// $Id: test_bench_top.v,v 1.4 2002-09-19 06:36:19 rudi Exp $`
42	7	rudi	`//`
43	15	rudi	`// $Date: 2002-09-19 06:36:19 $`
44			`// $Revision: 1.4 $`
45	7	rudi	`// $Author: rudi $`
46			`// $Locker: $`
47			`// $State: Exp $`
48			`//`
49			`// Change History:`
50			`// $Log: not supported by cvs2svn $`
51	15	rudi	`// Revision 1.3 2002/03/11 03:21:12 rudi`
52			`//`
53			`// - Added defines to select fifo depth between 4, 8 and 16 entries.`
54			`//`
55	12	rudi	`// Revision 1.2 2002/03/05 04:44:04 rudi`
56			`//`
57			`// - Fixed the order of the thrash hold bits to match the spec.`
58			`// - Many minor synthesis cleanup items ...`
59			`//`
60	10	rudi	`// Revision 1.1 2002/02/13 08:22:32 rudi`
61	7	rudi	`//`
62	10	rudi	`// Added test bench for public release`
63	7	rudi	`//`
64	10	rudi	`//`
65			`//`
66	7	rudi	`//`
67
68			`include "ac97_defines.v"
69
70			`module test;`
71
72			`reg clk;`
73			`reg rst;`
74			`wire [31:0] wb_data_i;`
75			`wire [31:0] wb_data_o;`
76			`wire [31:0] wb_addr_i;`
77			`wire [3:0] wb_sel_i;`
78			`wire wb_we_i;`
79			`wire wb_cyc_i;`
80			`wire wb_stb_i;`
81			`wire wb_ack_o;`
82			`wire wb_err_o;`
83			`wire int;`
84			`wire [8:0] dma_req;`
85			`reg [8:0] dma_ack;`
86			`reg susp_req;`
87			`reg resume_req;`
88			`wire suspended;`
89			`reg bit_clk;`
90			`wire sync;`
91			`wire sdata_out;`
92			`wire sdata_in;`
93			`wire ac97_reset_;`
94
95			`// Test Bench Variables`
96			`reg verbose;`
97			`integer error_cnt;`
98
99			`// DMA model`
100			`reg wb_busy;`
101			`reg oc0_dma_en;`
102			`reg oc1_dma_en;`
103			`reg oc2_dma_en;`
104			`reg oc3_dma_en;`
105			`reg oc4_dma_en;`
106			`reg oc5_dma_en;`
107			`reg ic0_dma_en;`
108			`reg ic1_dma_en;`
109			`reg ic2_dma_en;`
110			`reg [31:0] oc0_mem[0:256];`
111			`reg [31:0] oc1_mem[0:256];`
112			`reg [31:0] oc2_mem[0:256];`
113			`reg [31:0] oc3_mem[0:256];`
114			`reg [31:0] oc4_mem[0:256];`
115			`reg [31:0] oc5_mem[0:256];`
116			`reg [31:0] ic0_mem[0:256];`
117			`reg [31:0] ic1_mem[0:256];`
118			`reg [31:0] ic2_mem[0:256];`
119			`reg [31:0] reg_mem[0:256];`
120			`integer oc0_ptr;`
121			`integer oc1_ptr;`
122			`integer oc2_ptr;`
123			`integer oc3_ptr;`
124			`integer oc4_ptr;`
125			`integer oc5_ptr;`
126			`integer ic0_ptr;`
127			`integer ic1_ptr;`
128			`integer ic2_ptr;`
129
130	10	rudi	`integer oc0_th;`
131			`integer oc1_th;`
132			`integer oc2_th;`
133			`integer oc3_th;`
134			`integer oc4_th;`
135			`integer oc5_th;`
136			`integer ic0_th;`
137			`integer ic1_th;`
138			`integer ic2_th;`
139
140	7	rudi	`reg [31:0] ints_r;`
141			`reg int_chk_en;`
142	10	rudi	`reg int_ctrl_en;`
143	7	rudi	`integer int_cnt;`
144
145			`integer n;`
146
147			`// Misc Variables`
148			`reg [31:0] data;`
149			`reg [31:0] data1;`
150			`reg [31:0] data2;`
151			`reg [31:0] tmp;`
152	12	rudi	`integer size, frames, m, p;`
153	7	rudi
154			`/////////////////////////////////////////////////////////////////////`
155			`//`
156			`// Defines`
157			`//`
158
159			`define CSR 8'h00
160			`define OCC0 8'h04
161			`define OCC1 8'h08
162			`define ICC 8'h0c
163			`define CRAC 8'h10
164			`define INTM 8'h14
165			`define INTS 8'h18
166
167			`define OC0 8'h20
168			`define OC1 8'h24
169			`define OC2 8'h28
170			`define OC3 8'h2c
171			`define OC4 8'h30
172			`define OC5 8'h34
173			`define IC0 8'h38
174			`define IC1 8'h3c
175			`define IC2 8'h40
176
177			`/////////////////////////////////////////////////////////////////////`
178			`//`
179			`// Simulation Initialization and Start up Section`
180			`//`
181
182			`task do_rst;`
183
184			`begin`
185			`wb_busy = 0;`
186			`oc0_dma_en = 0;`
187			`oc1_dma_en = 0;`
188			`oc2_dma_en = 0;`
189			`oc3_dma_en = 0;`
190			`oc4_dma_en = 0;`
191			`oc5_dma_en = 0;`
192			`ic0_dma_en = 0;`
193			`ic1_dma_en = 0;`
194			`ic2_dma_en = 0;`
195
196			`oc0_ptr = 0;`
197			`oc1_ptr = 0;`
198			`oc2_ptr = 0;`
199			`oc3_ptr = 0;`
200			`oc4_ptr = 0;`
201			`oc5_ptr = 0;`
202			`ic0_ptr = 0;`
203			`ic1_ptr = 0;`
204			`ic2_ptr = 0;`
205
206			`rst = 0;`
207			`repeat(48) @(posedge clk);`
208			`rst = 1;`
209			`repeat(48) @(posedge clk);`
210
211			`end`
212
213			`endtask`
214
215			`initial`
216			`begin`
217			`$display("\n\n");`
218			`$display("*****************************************************");`
219			`$display("* WISHBONE Memory Controller Simulation started ... *");`
220			`$display("*****************************************************");`
221			`$display("\n");`
222			`ifdef WAVES
223			`$shm_open("waves");`
224			`$shm_probe("AS",test,"AS");`
225			`$display("INFO: Signal dump enabled ...\n\n");`
226			`endif
227			`//wd_cnt = 0;`
228			`int_chk_en = 1;`
229	10	rudi	`int_ctrl_en = 0;`
230	7	rudi	`int_cnt = 0;`
231			`error_cnt = 0;`
232			`clk = 1;`
233			`bit_clk = 0;`
234			`rst = 0;`
235			`susp_req = 0;`
236			`resume_req = 0;`
237			`verbose = 1;`
238			`dma_ack = 0;`
239
240			`wb_busy = 0;`
241			`oc0_dma_en = 0;`
242			`oc1_dma_en = 0;`
243			`oc2_dma_en = 0;`
244			`oc3_dma_en = 0;`
245			`oc4_dma_en = 0;`
246			`oc5_dma_en = 0;`
247			`ic0_dma_en = 0;`
248			`ic1_dma_en = 0;`
249			`ic2_dma_en = 0;`
250
251			`oc0_ptr = 0;`
252			`oc1_ptr = 0;`
253			`oc2_ptr = 0;`
254			`oc3_ptr = 0;`
255			`oc4_ptr = 0;`
256			`oc5_ptr = 0;`
257			`ic0_ptr = 0;`
258			`ic1_ptr = 0;`
259			`ic2_ptr = 0;`
260
261	12	rudi
262			`oc0_th = 4;`
263			`oc1_th = 4;`
264			`oc2_th = 4;`
265			`oc3_th = 4;`
266			`oc4_th = 4;`
267			`oc5_th = 4;`
268			`ic0_th = 4;`
269			`ic1_th = 4;`
270			`ic2_th = 4;`
271
272
273			`ifdef AC97_OUT_FIFO_DEPTH_8
274			`oc0_th = oc0_th * 2;`
275			`oc1_th = oc1_th * 2;`
276			`oc2_th = oc2_th * 2;`
277			`oc3_th = oc3_th * 2;`
278			`oc4_th = oc4_th * 2;`
279			`oc5_th = oc5_th * 2;`
280			`endif
281
282			`ifdef AC97_OUT_FIFO_DEPTH_16
283			`oc0_th = oc0_th * 4;`
284			`oc1_th = oc1_th * 4;`
285			`oc2_th = oc2_th * 4;`
286			`oc3_th = oc3_th * 4;`
287			`oc4_th = oc4_th * 4;`
288			`oc5_th = oc5_th * 4;`
289			`endif
290
291			`ifdef AC97_IN_FIFO_DEPTH_8
292			`ic0_th = ic0_th * 2;`
293			`ic1_th = ic1_th * 2;`
294			`ic2_th = ic2_th * 2;`
295			`endif
296
297			`ifdef AC97_IN_FIFO_DEPTH_16
298			`ic0_th = ic0_th * 4;`
299			`ic1_th = ic1_th * 4;`
300			`ic2_th = ic2_th * 4;`
301			`endif
302
303
304
305	7	rudi	`repeat(48) @(posedge clk);`
306			`rst = 1;`
307			`repeat(48) @(posedge clk);`
308
309			`// HERE IS WHERE THE TEST CASES GO ...`
310
311	10	rudi	`if(1) // Full Regression Run`
312	7	rudi	`begin`
313			`$display(" ......................................................");`
314			`$display(" : :");`
315			`$display(" : Regression Run ... :");`
316			`$display(" :....................................................:");`
317
318			`basic1;`
319
320			`do_rst;`
321
322			`basic2;`
323
324			`do_rst;`
325
326			`vsr1;`
327
328	10	rudi	`vsr_int;`
329
330	7	rudi	`end`
331			`else`
332			`if(1) // Debug Tests`
333			`begin`
334			`$display(" ......................................................");`
335			`$display(" : :");`
336			`$display(" : Test Debug Testing ... :");`
337			`$display(" :....................................................:");`
338
339	10	rudi	`//basic1;`
340	7	rudi
341	10	rudi	`//do_rst;`
342	7	rudi
343	10	rudi	`//basic2;`
344	7	rudi
345	10	rudi	`//do_rst;`
346	7	rudi
347	10	rudi	`//vsr1;`
348	7	rudi
349	10	rudi	`vsr_int;`
350
351	7	rudi	`repeat(100) @(posedge clk);`
352			`$finish;`
353			`end`
354			`else`
355			`begin`
356
357			`//`
358			`// TEST DEVELOPMENT AREA`
359			`//`
360
361			`$display("\n\n");`
362			`$display("*****************************************************");`
363			`$display("* XXX AC97 I/O Test ... *");`
364			`$display("*****************************************************\n");`
365
366
367			`wb_busy = 1;`
368			m0.wb_wr1(`INTM,4'hf, 32'h0000_0003);
369			m0.wb_wr1(`OCC0,4'hf, 32'h7373_7373);
370			m0.wb_wr1(`OCC1,4'hf, 32'h0000_7373);
371			m0.wb_wr1(`ICC,4'hf, 32'h0073_7373);
372			m0.wb_wr1(`OCC0,4'hf, 32'h7272_7272);
373			m0.wb_wr1(`OCC1,4'hf, 32'h0000_7272);
374
375			`wb_busy = 0;`
376			`oc0_dma_en = 1;`
377			`oc1_dma_en = 1;`
378			`oc2_dma_en = 1;`
379			`oc3_dma_en = 1;`
380			`oc4_dma_en = 1;`
381			`oc5_dma_en = 1;`
382			`ic0_dma_en = 1;`
383			`ic1_dma_en = 1;`
384			`ic2_dma_en = 1;`
385
386			`for(n=0;n<256;n=n+1)`
387			`begin`
388			`oc0_mem[n] = $random;`
389			`oc1_mem[n] = $random;`
390			`oc2_mem[n] = $random;`
391			`oc3_mem[n] = $random;`
392			`oc4_mem[n] = $random;`
393			`oc5_mem[n] = $random;`
394			`ic0_mem[n] = $random;`
395			`ic1_mem[n] = $random;`
396			`ic2_mem[n] = $random;`
397			`end`
398
399			`u1.init(0);`
400			`frames = 139;`
401
402			`fork`
403			`u1.tx1( frames, // Number of frames to process`
404			`0, // How many frames before codec is ready`
405			`10'b1111_1111_11, // Output slots valid bits`
406			`10'b1111_1111_11, // Input slots valid bits`
407			`20'b00_00_00_00_00_00_00_00_00_00, // Output Slots intervals`
408			`20'b00_00_00_00_00_00_00_00_00_00 // Input Slots intervals`
409			`);`
410
411			`begin // Do a register Write`
412			`repeat(2) @(posedge sync);`
413
414			`for(n=0;n<75;n=n+1)`
415			`begin`
416			`@(negedge sync);`
417			`repeat(230) @(posedge bit_clk);`
418
419			`repeat(n) @(posedge bit_clk);`
420
421			`while(wb_busy) @(posedge clk);`
422			`wb_busy = 1;`
423			m0.wb_wr1(`CRAC,4'hf, {1'b1, 8'h0, n[6:0], 16'h1234 + n[7:0]} );
424			`wb_busy = 0;`
425
426			`while(!int) @(posedge clk);`
427
428			`while(wb_busy) @(posedge clk);`
429			`wb_busy = 1;`
430			m0.wb_rd1(`CRAC,4'hf, reg_mem[n] );
431			m0.wb_wr1(`CSR, 4'hf, 32'h0000_0001);
432
433			`repeat(10) @(posedge clk);`
434			`force bit_clk = 0;`
435			`repeat(80) @(posedge clk);`
436
437			m0.wb_wr1(`CSR, 4'hf, 32'h0000_0002);
438
439			`repeat(300) @(posedge clk);`
440
441			`release bit_clk;`
442
443			`wb_busy = 0;`
444
445			`end`
446			`end`
447			`join`
448
449			`repeat(300) @(posedge bit_clk);`
450
451			`for(n=0;n<75;n=n+1)`
452			`begin`
453
454			`tmp = u1.is2_mem[n];`
455			`data2 = {16'h0, tmp[19:4]};`
456			`tmp = reg_mem[n];`
457			`data1 = {16'h0, tmp[15:0]};`
458
459			`if( (data1 !== data2) \|`
460			`(^data1 === 1'hx) \|`
461			`(^data2 === 1'hx)`
462			`)`
463			`begin`
464			`$display("ERROR: Register Read Data %0d Mismatch Expected: %h Got: %h",`
465			`n, data2, data1);`
466			`error_cnt = error_cnt + 1;`
467			`end`
468
469			`end`
470
471			`size = frames - 4;`
472
473			`for(n=0;n<size;n=n+1)`
474			`begin`
475			`data1 = u1.rs3_mem[n];`
476			`data = oc0_mem[n[8:1]];`
477
478			`if(~n[0]) data2 = {12'h0, data[15:0], 4'h0};`
479			`else data2 = {12'h0, data[31:16], 4'h0};`
480
481			`if( (data1 !== data2) \|`
482			`(^data1 === 1'hx) \|`
483			`(^data2 === 1'hx)`
484			`)`
485			`begin`
486			`$display("ERROR: Out. CH0 Sample %0d Mismatch Sent: %h Got: %h",`
487			`n, data2, data1);`
488			`error_cnt = error_cnt + 1;`
489			`end`
490			`end`
491
492			`for(n=0;n<size;n=n+1)`
493			`begin`
494			`data1 = u1.rs4_mem[n];`
495			`data = oc1_mem[n[8:1]];`
496
497			`if(~n[0]) data2 = {12'h0, data[15:0], 4'h0};`
498			`else data2 = {12'h0, data[31:16], 4'h0};`
499
500			`if( (data1 !== data2) \|`

Browse

Tools

Subversion Repositories ac97

[/] [ac97/] [trunk/] [bench/] [verilog/] [test_bench_top.v] - Blame information for rev 21