OpenCores
URL https://opencores.org/ocsvn/adv_debug_sys/adv_debug_sys/trunk

Subversion Repositories adv_debug_sys

[/] [adv_debug_sys/] [tags/] [ADS_RELEASE_1_1_0/] [Hardware/] [adv_dbg_if/] [rtl/] [verilog/] [adbg_defines.v] - Blame information for rev 8

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 3 nyawn
//////////////////////////////////////////////////////////////////////
2
////                                                              ////
3
////  adbg_defines.v                                              ////
4
////                                                              ////
5
////                                                              ////
6
////  This file is part of the Advanced Debug Interface.          ////
7
////                                                              ////
8
////  Author(s):                                                  ////
9
////       Nathan Yawn (nathan.yawn@opencores.org)                ////
10
////                                                              ////
11
////                                                              ////
12
////                                                              ////
13
//////////////////////////////////////////////////////////////////////
14
////                                                              ////
15
//// Copyright (C) 2008 Authors                                   ////
16
////                                                              ////
17
//// This source file may be used and distributed without         ////
18
//// restriction provided that this copyright statement is not    ////
19
//// removed from the file and that any derivative work contains  ////
20
//// the original copyright notice and the associated disclaimer. ////
21
////                                                              ////
22
//// This source file is free software; you can redistribute it   ////
23
//// and/or modify it under the terms of the GNU Lesser General   ////
24
//// Public License as published by the Free Software Foundation; ////
25
//// either version 2.1 of the License, or (at your option) any   ////
26
//// later version.                                               ////
27
////                                                              ////
28
//// This source is distributed in the hope that it will be       ////
29
//// useful, but WITHOUT ANY WARRANTY; without even the implied   ////
30
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////
31
//// PURPOSE.  See the GNU Lesser General Public License for more ////
32
//// details.                                                     ////
33
////                                                              ////
34
//// You should have received a copy of the GNU Lesser General    ////
35
//// Public License along with this source; if not, download it   ////
36
//// from http://www.opencores.org/lgpl.shtml                     ////
37
////                                                              ////
38
//////////////////////////////////////////////////////////////////////
39
//
40
// CVS Revision History
41
//
42
// $Log: adbg_defines.v,v $
43
// Revision 1.2  2009/05/17 20:54:56  Nathan
44
// Changed email address to opencores.org
45
//
46
// Revision 1.1  2008/07/22 20:28:30  Nathan
47
// Changed names of all files and modules (prefixed an a, for advanced).  Cleanup, indenting.  No functional changes.
48
//
49
// Revision 1.5  2008/07/06 20:02:53  Nathan
50
// Fixes for synthesis with Xilinx ISE (also synthesizable with 
51
// Quartus II 7.0).  Ran through dos2unix.
52
//
53
// Revision 1.4  2008/06/30 20:09:20  Nathan
54
// Removed code to select top-level module as active (it served no 
55
// purpose).  Re-numbered modules, requiring changes to testbench and software driver.
56
//
57
 
58
// Length of the MODULE ID register
59
`define DBG_TOP_MODULE_ID_LENGTH        2
60
 
61
// How many modules can be supported by the module id length
62
`define     DBG_TOP_MAX_MODULES           4
63
 
64
// Chains
65
`define DBG_TOP_WISHBONE_DEBUG_MODULE  2'h0
66
`define DBG_TOP_CPU0_DEBUG_MODULE      2'h1
67
`define DBG_TOP_CPU1_DEBUG_MODULE      2'h2
68
 
69
// Length of data
70
`define DBG_TOP_MODULE_DATA_LEN  53
71
 
72
 
73
// If WISHBONE sub-module is supported uncomment the folowing line
74
`define DBG_WISHBONE_SUPPORTED
75
 
76
// If CPU_0 sub-module is supported uncomment the folowing line
77
`define DBG_CPU0_SUPPORTED
78
 
79
// If CPU_1 sub-module is supported uncomment the folowing line
80
//`define DBG_CPU1_SUPPORTED
81
 
82
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.