OpenCores
URL https://opencores.org/ocsvn/adv_debug_sys/adv_debug_sys/trunk

Subversion Repositories adv_debug_sys

[/] [adv_debug_sys/] [tags/] [ADS_RELEASE_1_1_0/] [Software/] [adv_jtag_bridge/] [altera_virtual_jtag.h] - Blame information for rev 19

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 4 nyawn
#ifndef _ALTERA_VIRTUAL_JTAG_H_
2
#define _ALTERA_VIRTUAL_JTAG_H_
3
 
4
// Contains constants relevant to the Altera Virtual JTAG
5
// device, which are not included in the BSDL.
6
// As of this writing, these are constant across every
7
// device which supports virtual JTAG.
8
 
9
// These are commands for the FPGA's IR
10
#define ALTERA_CYCLONE_CMD_VIR     0x0E
11
#define ALTERA_CYCLONE_CMD_VDR     0x0C
12
 
13
// These defines are for the virtual IR (not the FPGA's)
14
// The virtual TAP was defined in hardware to match the OpenCores native
15
// TAP in both IR size and DEBUG command.
16
#define ALT_VJTAG_IR_SIZE    4
17
#define ALT_VJTAG_CMD_DEBUG  0x8
18
 
19
#endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.