OpenCores
URL https://opencores.org/ocsvn/adv_debug_sys/adv_debug_sys/trunk

Subversion Repositories adv_debug_sys

[/] [adv_debug_sys/] [tags/] [ADS_RELEASE_1_1_0/] [Software/] [adv_jtag_bridge/] [except.h] - Blame information for rev 19

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 4 nyawn
/* except.h -- OR1K architecture specific exceptions
2
 
3
Copyright (C) 1999 Damjan Lampret, lampret@opencores.org
4
Copyright (C) 2008 Embecosm Limited
5
 
6
Contributor Jeremy Bennett <jeremy.bennett@embecosm.com>
7
 
8
This file is part of Or1ksim, the OpenRISC 1000 Architectural Simulator.
9
 
10
This program is free software; you can redistribute it and/or modify it
11
under the terms of the GNU General Public License as published by the Free
12
Software Foundation; either version 3 of the License, or (at your option)
13
any later version.
14
 
15
This program is distributed in the hope that it will be useful, but WITHOUT
16
ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
17
FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
18
more details.
19
 
20
You should have received a copy of the GNU General Public License along
21
with this program.  If not, see <http://www.gnu.org/licenses/>.
22
*/
23
 
24
/* This program is commented throughout in a fashion suitable for processing
25
   with Doxygen. */
26
 
27
 
28
#ifndef EXCEPT__H
29
#define EXCEPT__H
30
 
31
 
32
/* Package includes */
33
//#include "arch.h"
34
 
35
/* Definition of OR1K exceptions */
36
#define EXCEPT_NONE     0x0000
37
#define EXCEPT_RESET    0x0100
38
#define EXCEPT_BUSERR   0x0200
39
#define EXCEPT_DPF      0x0300
40
#define EXCEPT_IPF      0x0400
41
#define EXCEPT_TICK     0x0500
42
#define EXCEPT_ALIGN    0x0600
43
#define EXCEPT_ILLEGAL  0x0700
44
#define EXCEPT_INT      0x0800
45
#define EXCEPT_DTLBMISS 0x0900
46
#define EXCEPT_ITLBMISS 0x0a00
47
#define EXCEPT_RANGE    0x0b00
48
#define EXCEPT_SYSCALL  0x0c00
49
#define EXCEPT_FPE      0x0d00
50
#define EXCEPT_TRAP     0x0e00
51
 
52
#endif /* EXCEPT__H */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.