URL https://opencores.org/ocsvn/adv_debug_sys/adv_debug_sys/trunk

Subversion Repositories adv_debug_sys

[/] [adv_debug_sys/] [tags/] [ADS_RELEASE_2_5_0/] [Hardware/] [xilinx_internal_jtag/] [rtl/] [verilog/] [xilinx_internal_jtag_options.v] - Blame information for rev 48

Details | Compare with Previous | View Log


 
 
// Xilinx has a different HDL entity for the internal JTAG in each of these.
// How thoughtful.
 
//`define SPARTAN2
//`define SPARTAN3  // This is also used for SPARTAN 3E devices
//`define SPARTAN3A
//`define VIRTEX
//`define VIRTEX2  // Also used for the VIRTEX 2P
`define VIRTEX4
//`define VIRTEX5

Line No.	Rev	Author	Line
1	3	nyawn
2
3			`// Xilinx has a different HDL entity for the internal JTAG in each of these.`
4			`// How thoughtful.`
5
6			//`define SPARTAN2
7			//`define SPARTAN3 // This is also used for SPARTAN 3E devices
8			//`define SPARTAN3A
9			//`define VIRTEX
10			//`define VIRTEX2 // Also used for the VIRTEX 2P
11			`define VIRTEX4
12			//`define VIRTEX5

Browse

Tools

Subversion Repositories adv_debug_sys

[/] [adv_debug_sys/] [tags/] [ADS_RELEASE_2_5_0/] [Hardware/] [xilinx_internal_jtag/] [rtl/] [verilog/] [xilinx_internal_jtag_options.v] - Blame information for rev 48