1 |
3 |
nyawn |
//////////////////////////////////////////////////////////////////////
|
2 |
|
|
//// ////
|
3 |
|
|
//// adbg_wb_defines.v ////
|
4 |
|
|
//// ////
|
5 |
|
|
//// ////
|
6 |
|
|
//// This file is part of the SoC Advanced Debug Interface. ////
|
7 |
|
|
//// ////
|
8 |
|
|
//// Author(s): ////
|
9 |
|
|
//// Nathan Yawn (nathan.yawn@opencores.org) ////
|
10 |
|
|
//// ////
|
11 |
|
|
//// ////
|
12 |
|
|
//// ////
|
13 |
|
|
//////////////////////////////////////////////////////////////////////
|
14 |
|
|
//// ////
|
15 |
32 |
nyawn |
//// Copyright (C) 2008-2010 Authors ////
|
16 |
3 |
nyawn |
//// ////
|
17 |
|
|
//// This source file may be used and distributed without ////
|
18 |
|
|
//// restriction provided that this copyright statement is not ////
|
19 |
|
|
//// removed from the file and that any derivative work contains ////
|
20 |
|
|
//// the original copyright notice and the associated disclaimer. ////
|
21 |
|
|
//// ////
|
22 |
|
|
//// This source file is free software; you can redistribute it ////
|
23 |
|
|
//// and/or modify it under the terms of the GNU Lesser General ////
|
24 |
|
|
//// Public License as published by the Free Software Foundation; ////
|
25 |
|
|
//// either version 2.1 of the License, or (at your option) any ////
|
26 |
|
|
//// later version. ////
|
27 |
|
|
//// ////
|
28 |
|
|
//// This source is distributed in the hope that it will be ////
|
29 |
|
|
//// useful, but WITHOUT ANY WARRANTY; without even the implied ////
|
30 |
|
|
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////
|
31 |
|
|
//// PURPOSE. See the GNU Lesser General Public License for more ////
|
32 |
|
|
//// details. ////
|
33 |
|
|
//// ////
|
34 |
|
|
//// You should have received a copy of the GNU Lesser General ////
|
35 |
|
|
//// Public License along with this source; if not, download it ////
|
36 |
|
|
//// from http://www.opencores.org/lgpl.shtml ////
|
37 |
|
|
//// ////
|
38 |
|
|
//////////////////////////////////////////////////////////////////////
|
39 |
|
|
//
|
40 |
|
|
// CVS Revision History
|
41 |
|
|
//
|
42 |
|
|
// $Log: adbg_wb_defines.v,v $
|
43 |
32 |
nyawn |
// Revision 1.4 2010-01-10 22:54:11 Nathan
|
44 |
|
|
// Update copyright dates
|
45 |
|
|
//
|
46 |
3 |
nyawn |
// Revision 1.3 2009/05/17 20:54:57 Nathan
|
47 |
|
|
// Changed email address to opencores.org
|
48 |
|
|
//
|
49 |
|
|
// Revision 1.2 2009/05/04 00:50:11 Nathan
|
50 |
|
|
// Changed the WB BIU to use big-endian byte ordering, to match the OR1000. Kept little-endian ordering as a compile-time option in case this is ever used with a little-endian CPU.
|
51 |
|
|
//
|
52 |
|
|
// Revision 1.1 2008/07/22 20:28:32 Nathan
|
53 |
|
|
// Changed names of all files and modules (prefixed an a, for advanced). Cleanup, indenting. No functional changes.
|
54 |
|
|
//
|
55 |
|
|
|
56 |
|
|
// Endian-ness of the Wishbone interface.
|
57 |
|
|
// Default is BIG endian, to match the OR1200.
|
58 |
|
|
// If using a LITTLE endian CPU, e.g. an x86, un-comment this line.
|
59 |
|
|
//`define DBG_WB_LITTLE_ENDIAN
|
60 |
|
|
|
61 |
|
|
// These relate to the number of internal registers, and how
|
62 |
|
|
// many bits are required in the Reg. Select register
|
63 |
|
|
`define DBG_WB_REGSELECT_SIZE 1
|
64 |
|
|
`define DBG_WB_NUM_INTREG 1
|
65 |
|
|
|
66 |
|
|
// Register index definitions for module-internal registers
|
67 |
|
|
// The WB module has just 1, the error register
|
68 |
|
|
`define DBG_WB_INTREG_ERROR 1'b0
|
69 |
|
|
|
70 |
|
|
// Valid commands/opcodes for the wishbone debug module
|
71 |
|
|
// 0000 NOP
|
72 |
|
|
// 0001 Write burst, 8-bit access
|
73 |
|
|
// 0010 Write burst, 16-bit access
|
74 |
|
|
// 0011 Write burst, 32-bit access
|
75 |
|
|
// 0100 Reserved
|
76 |
|
|
// 0101 Read burst, 8-bit access
|
77 |
|
|
// 0110 Read burst, 16-bit access
|
78 |
|
|
// 0111 Read burst, 32-bit access
|
79 |
|
|
// 1000 Reserved
|
80 |
|
|
// 1001 Internal register select/write
|
81 |
|
|
// 1010 - 1100 Reserved
|
82 |
|
|
// 1101 Internal register select
|
83 |
|
|
// 1110 - 1111 Reserved
|
84 |
|
|
|
85 |
|
|
`define DBG_WB_CMD_BWRITE8 4'h1
|
86 |
|
|
`define DBG_WB_CMD_BWRITE16 4'h2
|
87 |
|
|
`define DBG_WB_CMD_BWRITE32 4'h3
|
88 |
|
|
`define DBG_WB_CMD_BREAD8 4'h5
|
89 |
|
|
`define DBG_WB_CMD_BREAD16 4'h6
|
90 |
|
|
`define DBG_WB_CMD_BREAD32 4'h7
|
91 |
|
|
`define DBG_WB_CMD_IREG_WR 4'h9
|
92 |
|
|
`define DBG_WB_CMD_IREG_SEL 4'hd
|