OpenCores
URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] [aemb/] [tags/] [AEMB_711/] [sw/] [gccrom] - Blame information for rev 204

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 sybreon
#!/bin/sh
2 74 sybreon
# $Id: gccrom,v 1.11 2007-11-30 17:09:27 sybreon Exp $
3 2 sybreon
# $Log: not supported by cvs2svn $
4 74 sybreon
# Revision 1.10  2007/11/20 18:35:34  sybreon
5
# Generate VMEM instead of HEX dumps of programme.
6
#
7 68 sybreon
# Revision 1.9  2007/11/18 19:41:46  sybreon
8
# Minor simulation fixes.
9
#
10 67 sybreon
# Revision 1.8  2007/11/09 20:52:37  sybreon
11
# Added some compilation optimisations.
12
#
13 54 sybreon
# Revision 1.7  2007/11/04 05:16:25  sybreon
14
# Added -msoft-float and -mxl-soft-div compiler flags.
15
#
16 47 sybreon
# Revision 1.6  2007/11/02 03:25:46  sybreon
17
# New EDK 3.2 compatible design with optional barrel-shifter and multiplier.
18
# Fixed various minor data hazard bugs.
19
# Code compatible with -O0/1/2/3/s generated code.
20
#
21 41 sybreon
# Revision 1.5  2007/10/22 19:14:38  sybreon
22
# Recommended to compile code with -O2/3/s
23
#
24 40 sybreon
# Revision 1.4  2007/04/30 15:57:31  sybreon
25
# Modified compilation sequence.
26
#
27 32 sybreon
# Revision 1.3  2007/04/25 22:15:06  sybreon
28
# Added support for 8-bit and 16-bit data types.
29
#
30 22 sybreon
# Revision 1.2  2007/04/04 06:14:39  sybreon
31
# Minor changes
32
#
33 12 sybreon
# Revision 1.1  2007/03/09 17:41:56  sybreon
34
# initial import
35
#
36 68 sybreon
 
37
# Compile using C++ pre-processor
38
mb-g++ -g -mstats -mxl-soft-div -msoft-float -mno-memcpy -msmall-divides -o rom.elf $@ && \
39
 
40
# Create a text listing of the compiled code
41
mb-objdump -dSC rom.elf > rom.dump && \
42
 
43
# Convert the ELF file to an SREC file
44
mb-objcopy -O srec rom.elf rom.srec && \
45
 
46
# Generate a Verilog VMEM file from the SREC file
47
srec_cat rom.srec -o ../sim/dump.rom -vmem 32 && \
48
 
49
# Cleanup code
50
rm rom.srec && \
51
 
52
# Say Cheeze!
53 12 sybreon
echo "ROM generated"

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.