URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] [aemb/] [tags/] [AEMB_7_05/] [rtl/] [verilog/] [aeMB_core.v] - Blame information for rev 37

Go to most recent revision | Details | Compare with Previous | View Log


/*
 * $Id: aeMB_core.v,v 1.6 2007-05-17 09:08:21 sybreon Exp $
 *
 * AEMB 32-bit Microblaze Compatible Core
 * Copyright (C) 2004-2007 Shawn Tan Ser Ngiap <shawn.tan@aeste.net>
 *
 * This library is free software; you can redistribute it and/or
 * modify it under the terms of the GNU Lesser General Public License
 * as published by the Free Software Foundation; either version 2.1 of
 * the License, or (at your option) any later version.
 *
 * This library is distributed in the hope that it will be useful, but
 * WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
 * Lesser General Public License for more details.
 *
 * You should have received a copy of the GNU Lesser General Public
 * License along with this library; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307
 * USA
 *
 * DESCRIPTION
 * Microblaze compatible, WISHBONE compliant hardware core. This core is
 * capable of executing software compile for EDK 2.1 using GCC. It has the
 * capability of handling interrupts as well as exceptions.
 *
 * HISTORY
 * $Log: not supported by cvs2svn $
 * Revision 1.5  2007/04/27 00:23:55  sybreon
 * Added code documentation.
 * Improved size & speed of rtl/verilog/aeMB_aslu.v
 *
 * Revision 1.4  2007/04/25 22:15:04  sybreon
 * Added support for 8-bit and 16-bit data types.
 *
 * Revision 1.3  2007/04/11 04:30:43  sybreon
 * Added pipeline stalling from incomplete bus cycles.
 * Separated sync and async portions of code.
 *
 * Revision 1.2  2007/04/04 06:13:23  sybreon
 * Removed unused signals
 *
 * Revision 1.1  2007/03/09 17:52:17  sybreon
 * initial import
 *
 */
 
module aeMB_core (/*AUTOARG*/
   // Outputs
   iwb_stb_o, iwb_adr_o, dwb_we_o, dwb_stb_o, dwb_sel_o, dwb_dat_o,
   dwb_adr_o,
   // Inputs
   sys_rst_i, sys_int_i, sys_exc_i, sys_clk_i, iwb_dat_i, iwb_ack_i,
   dwb_dat_i, dwb_ack_i
   );
   // Instruction WB address space
   parameter ISIZ = 32;
   // Data WB address space
   parameter DSIZ = 32;
 
   /*AUTOOUTPUT*/
   // Beginning of automatic outputs (from unused autoinst outputs)
   output [DSIZ-1:0]     dwb_adr_o;              // From aslu of aeMB_aslu.v
   output [31:0] dwb_dat_o;              // From regfile of aeMB_regfile.v
   output [3:0]          dwb_sel_o;              // From aslu of aeMB_aslu.v
   output               dwb_stb_o;              // From decode of aeMB_decode.v
   output               dwb_we_o;               // From decode of aeMB_decode.v
   output [ISIZ-1:0]     iwb_adr_o;              // From fetch of aeMB_fetch.v
   output               iwb_stb_o;              // From fetch of aeMB_fetch.v
   // End of automatics
   /*AUTOINPUT*/
   // Beginning of automatic inputs (from unused autoinst inputs)
   input                dwb_ack_i;              // To control of aeMB_control.v
   input [31:0]          dwb_dat_i;              // To regfile of aeMB_regfile.v
   input                iwb_ack_i;              // To control of aeMB_control.v
   input [31:0]          iwb_dat_i;              // To fetch of aeMB_fetch.v, ...
   input                sys_clk_i;              // To control of aeMB_control.v
   input                sys_exc_i;              // To control of aeMB_control.v
   input                sys_int_i;              // To control of aeMB_control.v
   input                sys_rst_i;              // To control of aeMB_control.v
   // End of automatics
   /*AUTOWIRE*/
   // Beginning of automatic wires (for undeclared instantiated-module outputs)
   wire                 drun;                   // From control of aeMB_control.v
   wire                 frun;                   // From control of aeMB_control.v
   wire                 nclk;                   // From control of aeMB_control.v
   wire                 prst;                   // From control of aeMB_control.v
   wire                 prun;                   // From control of aeMB_control.v
   wire                 rBRA;                   // From decode of aeMB_decode.v
   wire                 rDLY;                   // From decode of aeMB_decode.v
   wire [3:0]            rDWBSEL;                // From aslu of aeMB_aslu.v
   wire                 rDWBSTB;                // From decode of aeMB_decode.v
   wire                 rDWBWE;                 // From decode of aeMB_decode.v
   wire [1:0]            rFSM;                   // From control of aeMB_control.v
   wire [15:0]           rIMM;                   // From decode of aeMB_decode.v
   wire                 rIWBSTB;                // From fetch of aeMB_fetch.v
   wire                 rLNK;                   // From decode of aeMB_decode.v
   wire [1:0]            rMXALU;                 // From decode of aeMB_decode.v
   wire [1:0]            rMXLDST;                // From decode of aeMB_decode.v
   wire [1:0]            rMXSRC;                 // From decode of aeMB_decode.v
   wire [1:0]            rMXTGT;                 // From decode of aeMB_decode.v
   wire [5:0]            rOPC;                   // From decode of aeMB_decode.v
   wire [31:0]           rPC;                    // From fetch of aeMB_fetch.v
   wire [4:0]            rRA;                    // From decode of aeMB_decode.v
   wire [4:0]            rRB;                    // From decode of aeMB_decode.v
   wire [4:0]            rRD;                    // From decode of aeMB_decode.v
   wire [31:0]           rREGA;                  // From regfile of aeMB_regfile.v
   wire [31:0]           rREGB;                  // From regfile of aeMB_regfile.v
   wire [31:0]           rRESULT;                // From aslu of aeMB_aslu.v
   wire                 rRWE;                   // From decode of aeMB_decode.v
   wire [31:0]           rSIMM;                  // From decode of aeMB_decode.v
   wire [31:0]           sDWBDAT;                // From regfile of aeMB_regfile.v
   // End of automatics
 
   // INSTANTIATIONS /////////////////////////////////////////////////////////////////
 
   aeMB_regfile #(DSIZ)
     regfile (/*AUTOINST*/
              // Outputs
              .dwb_dat_o                (dwb_dat_o[31:0]),
              .rREGA                    (rREGA[31:0]),
              .rREGB                    (rREGB[31:0]),
              .sDWBDAT                  (sDWBDAT[31:0]),
              // Inputs
              .dwb_dat_i                (dwb_dat_i[31:0]),
              .rDWBSTB                  (rDWBSTB),
              .rDWBWE                   (rDWBWE),
              .rRA                      (rRA[4:0]),
              .rRB                      (rRB[4:0]),
              .rRD                      (rRD[4:0]),
              .rRESULT                  (rRESULT[31:0]),
              .rFSM                     (rFSM[1:0]),
              .rPC                      (rPC[31:0]),
              .rOPC                     (rOPC[5:0]),
              .rDWBSEL                  (rDWBSEL[3:0]),
              .rLNK                     (rLNK),
              .rRWE                     (rRWE),
              .nclk                     (nclk),
              .prst                     (prst),
              .drun                     (drun),
              .prun                     (prun));
 
   aeMB_fetch #(ISIZ)
     fetch (/*AUTOINST*/
            // Outputs
            .iwb_adr_o                  (iwb_adr_o[ISIZ-1:0]),
            .iwb_stb_o                  (iwb_stb_o),
            .rPC                        (rPC[31:0]),
            .rIWBSTB                    (rIWBSTB),
            // Inputs
            .iwb_dat_i                  (iwb_dat_i[31:0]),
            .nclk                       (nclk),
            .prst                       (prst),
            .prun                       (prun),
            .rFSM                       (rFSM[1:0]),
            .rBRA                       (rBRA),
            .rRESULT                    (rRESULT[31:0]));
 
   aeMB_control
     control (/*AUTOINST*/
              // Outputs
              .rFSM                     (rFSM[1:0]),
              .nclk                     (nclk),
              .prst                     (prst),
              .prun                     (prun),
              .frun                     (frun),
              .drun                     (drun),
              // Inputs
              .sys_rst_i                (sys_rst_i),
              .sys_clk_i                (sys_clk_i),
              .sys_int_i                (sys_int_i),
              .sys_exc_i                (sys_exc_i),
              .rIWBSTB                  (rIWBSTB),
              .iwb_ack_i                (iwb_ack_i),
              .rDWBSTB                  (rDWBSTB),
              .dwb_ack_i                (dwb_ack_i),
              .rBRA                     (rBRA),
              .rDLY                     (rDLY));
 
   aeMB_aslu #(DSIZ)
     aslu (/*AUTOINST*/
           // Outputs
           .dwb_adr_o                   (dwb_adr_o[DSIZ-1:0]),
           .dwb_sel_o                   (dwb_sel_o[3:0]),
           .rRESULT                     (rRESULT[31:0]),
           .rDWBSEL                     (rDWBSEL[3:0]),
           // Inputs
           .sDWBDAT                     (sDWBDAT[31:0]),
           .rBRA                        (rBRA),
           .rDLY                        (rDLY),
           .rREGA                       (rREGA[31:0]),
           .rREGB                       (rREGB[31:0]),
           .rSIMM                       (rSIMM[31:0]),
           .rMXSRC                      (rMXSRC[1:0]),
           .rMXTGT                      (rMXTGT[1:0]),
           .rMXALU                      (rMXALU[1:0]),
           .rOPC                        (rOPC[5:0]),
           .rPC                         (rPC[31:0]),
           .rIMM                        (rIMM[15:0]),
           .rRD                         (rRD[4:0]),
           .rRA                         (rRA[4:0]),
           .rMXLDST                     (rMXLDST[1:0]),
           .nclk                        (nclk),
           .prst                        (prst),
           .drun                        (drun),
           .prun                        (prun));
 
   aeMB_decode
     decode (/*AUTOINST*/
             // Outputs
             .rSIMM                     (rSIMM[31:0]),
             .rMXALU                    (rMXALU[1:0]),
             .rMXSRC                    (rMXSRC[1:0]),
             .rMXTGT                    (rMXTGT[1:0]),
             .rRA                       (rRA[4:0]),
             .rRB                       (rRB[4:0]),
             .rRD                       (rRD[4:0]),
             .rOPC                      (rOPC[5:0]),
             .rIMM                      (rIMM[15:0]),
             .rDWBSTB                   (rDWBSTB),
             .rDWBWE                    (rDWBWE),
             .rDLY                      (rDLY),
             .rLNK                      (rLNK),
             .rBRA                      (rBRA),
             .rRWE                      (rRWE),
             .rMXLDST                   (rMXLDST[1:0]),
             .dwb_stb_o                 (dwb_stb_o),
             .dwb_we_o                  (dwb_we_o),
             // Inputs
             .sDWBDAT                   (sDWBDAT[31:0]),
             .rDWBSEL                   (rDWBSEL[3:0]),
             .rREGA                     (rREGA[31:0]),
             .rRESULT                   (rRESULT[31:0]),
             .iwb_dat_i                 (iwb_dat_i[31:0]),
             .nclk                      (nclk),
             .prst                      (prst),
             .drun                      (drun),
             .frun                      (frun),
             .prun                      (prun));
 
endmodule // aeMB_core

Line No.	Rev	Author	Line
1	3	sybreon	`/*`
2	36	sybreon	`* $Id: aeMB_core.v,v 1.6 2007-05-17 09:08:21 sybreon Exp $`
3	3	sybreon	`*`
4	11	sybreon	`* AEMB 32-bit Microblaze Compatible Core`
5	25	sybreon	`* Copyright (C) 2004-2007 Shawn Tan Ser Ngiap <shawn.tan@aeste.net>`
6	3	sybreon	`*`
7	25	sybreon	`* This library is free software; you can redistribute it and/or`
8			`* modify it under the terms of the GNU Lesser General Public License`
9			`* as published by the Free Software Foundation; either version 2.1 of`
10			`* the License, or (at your option) any later version.`
11	3	sybreon	`*`
12	25	sybreon	`* This library is distributed in the hope that it will be useful, but`
13			`* WITHOUT ANY WARRANTY; without even the implied warranty of`
14			`* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU`
15			`* Lesser General Public License for more details.`
16	3	sybreon	`*`
17	25	sybreon	`* You should have received a copy of the GNU Lesser General Public`
18			`* License along with this library; if not, write to the Free Software`
19			`* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307`
20			`* USA`
21	3	sybreon	`*`
22			`* DESCRIPTION`
23			`* Microblaze compatible, WISHBONE compliant hardware core. This core is`
24			`* capable of executing software compile for EDK 2.1 using GCC. It has the`
25			`* capability of handling interrupts as well as exceptions.`
26			`*`
27			`* HISTORY`
28			`* $Log: not supported by cvs2svn $`
29	36	sybreon	`* Revision 1.5 2007/04/27 00:23:55 sybreon`
30			`* Added code documentation.`
31			`* Improved size & speed of rtl/verilog/aeMB_aslu.v`
32			`*`
33	25	sybreon	`* Revision 1.4 2007/04/25 22:15:04 sybreon`
34			`* Added support for 8-bit and 16-bit data types.`
35			`*`
36	22	sybreon	`* Revision 1.3 2007/04/11 04:30:43 sybreon`
37			`* Added pipeline stalling from incomplete bus cycles.`
38			`* Separated sync and async portions of code.`
39			`*`
40	16	sybreon	`* Revision 1.2 2007/04/04 06:13:23 sybreon`
41			`* Removed unused signals`
42			`*`
43	11	sybreon	`* Revision 1.1 2007/03/09 17:52:17 sybreon`
44			`* initial import`
45	3	sybreon	`*`
46			`*/`
47
48			`module aeMB_core (/AUTOARG/`
49			`// Outputs`
50	22	sybreon	`iwb_stb_o, iwb_adr_o, dwb_we_o, dwb_stb_o, dwb_sel_o, dwb_dat_o,`
51			`dwb_adr_o,`
52	3	sybreon	`// Inputs`
53	16	sybreon	`sys_rst_i, sys_int_i, sys_exc_i, sys_clk_i, iwb_dat_i, iwb_ack_i,`
54			`dwb_dat_i, dwb_ack_i`
55	3	sybreon	`);`
56			`// Instruction WB address space`
57			`parameter ISIZ = 32;`
58			`// Data WB address space`
59			`parameter DSIZ = 32;`
60
61			`/AUTOOUTPUT/`
62			`// Beginning of automatic outputs (from unused autoinst outputs)`
63			`output [DSIZ-1:0] dwb_adr_o; // From aslu of aeMB_aslu.v`
64			`output [31:0] dwb_dat_o; // From regfile of aeMB_regfile.v`
65	22	sybreon	`output [3:0] dwb_sel_o; // From aslu of aeMB_aslu.v`
66	3	sybreon	`output dwb_stb_o; // From decode of aeMB_decode.v`
67			`output dwb_we_o; // From decode of aeMB_decode.v`
68			`output [ISIZ-1:0] iwb_adr_o; // From fetch of aeMB_fetch.v`
69	25	sybreon	`output iwb_stb_o; // From fetch of aeMB_fetch.v`
70	3	sybreon	`// End of automatics`
71			`/AUTOINPUT/`
72			`// Beginning of automatic inputs (from unused autoinst inputs)`
73			`input dwb_ack_i; // To control of aeMB_control.v`
74	22	sybreon	`input [31:0] dwb_dat_i; // To regfile of aeMB_regfile.v`
75	3	sybreon	`input iwb_ack_i; // To control of aeMB_control.v`
76			`input [31:0] iwb_dat_i; // To fetch of aeMB_fetch.v, ...`
77			`input sys_clk_i; // To control of aeMB_control.v`
78			`input sys_exc_i; // To control of aeMB_control.v`
79			`input sys_int_i; // To control of aeMB_control.v`
80			`input sys_rst_i; // To control of aeMB_control.v`
81			`// End of automatics`
82			`/AUTOWIRE/`
83			`// Beginning of automatic wires (for undeclared instantiated-module outputs)`
84			`wire drun; // From control of aeMB_control.v`
85			`wire frun; // From control of aeMB_control.v`
86			`wire nclk; // From control of aeMB_control.v`
87	36	sybreon	`wire prst; // From control of aeMB_control.v`
88			`wire prun; // From control of aeMB_control.v`
89	3	sybreon	`wire rBRA; // From decode of aeMB_decode.v`
90			`wire rDLY; // From decode of aeMB_decode.v`
91	22	sybreon	`wire [3:0] rDWBSEL; // From aslu of aeMB_aslu.v`
92	3	sybreon	`wire rDWBSTB; // From decode of aeMB_decode.v`
93			`wire rDWBWE; // From decode of aeMB_decode.v`
94			`wire [1:0] rFSM; // From control of aeMB_control.v`
95			`wire [15:0] rIMM; // From decode of aeMB_decode.v`
96	25	sybreon	`wire rIWBSTB; // From fetch of aeMB_fetch.v`
97	3	sybreon	`wire rLNK; // From decode of aeMB_decode.v`
98			`wire [1:0] rMXALU; // From decode of aeMB_decode.v`
99	11	sybreon	`wire [1:0] rMXLDST; // From decode of aeMB_decode.v`
100	3	sybreon	`wire [1:0] rMXSRC; // From decode of aeMB_decode.v`
101			`wire [1:0] rMXTGT; // From decode of aeMB_decode.v`
102			`wire [5:0] rOPC; // From decode of aeMB_decode.v`
103			`wire [31:0] rPC; // From fetch of aeMB_fetch.v`
104			`wire [4:0] rRA; // From decode of aeMB_decode.v`
105			`wire [4:0] rRB; // From decode of aeMB_decode.v`
106			`wire [4:0] rRD; // From decode of aeMB_decode.v`
107			`wire [31:0] rREGA; // From regfile of aeMB_regfile.v`
108			`wire [31:0] rREGB; // From regfile of aeMB_regfile.v`
109			`wire [31:0] rRESULT; // From aslu of aeMB_aslu.v`
110			`wire rRWE; // From decode of aeMB_decode.v`
111			`wire [31:0] rSIMM; // From decode of aeMB_decode.v`
112	22	sybreon	`wire [31:0] sDWBDAT; // From regfile of aeMB_regfile.v`
113	3	sybreon	`// End of automatics`
114
115	25	sybreon	`// INSTANTIATIONS /////////////////////////////////////////////////////////////////`
116
117	3	sybreon	`aeMB_regfile #(DSIZ)`
118			`regfile (/AUTOINST/`
119			`// Outputs`
120			`.dwb_dat_o (dwb_dat_o[31:0]),`
121			`.rREGA (rREGA[31:0]),`
122			`.rREGB (rREGB[31:0]),`
123	22	sybreon	`.sDWBDAT (sDWBDAT[31:0]),`
124	3	sybreon	`// Inputs`
125			`.dwb_dat_i (dwb_dat_i[31:0]),`
126			`.rDWBSTB (rDWBSTB),`
127			`.rDWBWE (rDWBWE),`
128			`.rRA (rRA[4:0]),`
129			`.rRB (rRB[4:0]),`
130			`.rRD (rRD[4:0]),`
131			`.rRESULT (rRESULT[31:0]),`
132			`.rFSM (rFSM[1:0]),`
133			`.rPC (rPC[31:0]),`
134	22	sybreon	`.rOPC (rOPC[5:0]),`
135			`.rDWBSEL (rDWBSEL[3:0]),`
136	3	sybreon	`.rLNK (rLNK),`
137			`.rRWE (rRWE),`
138			`.nclk (nclk),`
139	36	sybreon	`.prst (prst),`
140	3	sybreon	`.drun (drun),`
141	36	sybreon	`.prun (prun));`
142	3	sybreon
143			`aeMB_fetch #(ISIZ)`
144			`fetch (/AUTOINST/`
145			`// Outputs`
146			`.iwb_adr_o (iwb_adr_o[ISIZ-1:0]),`
147	25	sybreon	`.iwb_stb_o (iwb_stb_o),`
148	3	sybreon	`.rPC (rPC[31:0]),`
149	25	sybreon	`.rIWBSTB (rIWBSTB),`
150	3	sybreon	`// Inputs`
151			`.iwb_dat_i (iwb_dat_i[31:0]),`
152			`.nclk (nclk),`
153	36	sybreon	`.prst (prst),`
154			`.prun (prun),`
155	3	sybreon	`.rFSM (rFSM[1:0]),`
156			`.rBRA (rBRA),`
157			`.rRESULT (rRESULT[31:0]));`
158
159			`aeMB_control`
160			`control (/AUTOINST/`
161			`// Outputs`
162			`.rFSM (rFSM[1:0]),`
163			`.nclk (nclk),`
164	36	sybreon	`.prst (prst),`
165			`.prun (prun),`
166	3	sybreon	`.frun (frun),`
167			`.drun (drun),`
168			`// Inputs`
169			`.sys_rst_i (sys_rst_i),`
170			`.sys_clk_i (sys_clk_i),`
171			`.sys_int_i (sys_int_i),`
172			`.sys_exc_i (sys_exc_i),`
173			`.rIWBSTB (rIWBSTB),`
174			`.iwb_ack_i (iwb_ack_i),`
175			`.rDWBSTB (rDWBSTB),`
176			`.dwb_ack_i (dwb_ack_i),`
177			`.rBRA (rBRA),`
178			`.rDLY (rDLY));`
179
180			`aeMB_aslu #(DSIZ)`
181			`aslu (/AUTOINST/`
182			`// Outputs`
183			`.dwb_adr_o (dwb_adr_o[DSIZ-1:0]),`
184	22	sybreon	`.dwb_sel_o (dwb_sel_o[3:0]),`
185	3	sybreon	`.rRESULT (rRESULT[31:0]),`
186	22	sybreon	`.rDWBSEL (rDWBSEL[3:0]),`
187	3	sybreon	`// Inputs`
188	22	sybreon	`.sDWBDAT (sDWBDAT[31:0]),`
189	3	sybreon	`.rBRA (rBRA),`
190			`.rDLY (rDLY),`
191			`.rREGA (rREGA[31:0]),`
192			`.rREGB (rREGB[31:0]),`
193			`.rSIMM (rSIMM[31:0]),`
194			`.rMXSRC (rMXSRC[1:0]),`
195			`.rMXTGT (rMXTGT[1:0]),`
196			`.rMXALU (rMXALU[1:0]),`
197			`.rOPC (rOPC[5:0]),`
198			`.rPC (rPC[31:0]),`
199			`.rIMM (rIMM[15:0]),`
200			`.rRD (rRD[4:0]),`
201			`.rRA (rRA[4:0]),`
202	11	sybreon	`.rMXLDST (rMXLDST[1:0]),`
203	3	sybreon	`.nclk (nclk),`
204	36	sybreon	`.prst (prst),`
205	3	sybreon	`.drun (drun),`
206	36	sybreon	`.prun (prun));`
207	3	sybreon
208			`aeMB_decode`
209			`decode (/AUTOINST/`
210			`// Outputs`
211			`.rSIMM (rSIMM[31:0]),`
212			`.rMXALU (rMXALU[1:0]),`
213			`.rMXSRC (rMXSRC[1:0]),`
214			`.rMXTGT (rMXTGT[1:0]),`
215			`.rRA (rRA[4:0]),`
216			`.rRB (rRB[4:0]),`
217			`.rRD (rRD[4:0]),`
218			`.rOPC (rOPC[5:0]),`
219			`.rIMM (rIMM[15:0]),`
220			`.rDWBSTB (rDWBSTB),`
221			`.rDWBWE (rDWBWE),`
222			`.rDLY (rDLY),`
223			`.rLNK (rLNK),`
224			`.rBRA (rBRA),`
225			`.rRWE (rRWE),`
226	11	sybreon	`.rMXLDST (rMXLDST[1:0]),`
227	3	sybreon	`.dwb_stb_o (dwb_stb_o),`
228			`.dwb_we_o (dwb_we_o),`
229			`// Inputs`
230	22	sybreon	`.sDWBDAT (sDWBDAT[31:0]),`
231			`.rDWBSEL (rDWBSEL[3:0]),`
232	3	sybreon	`.rREGA (rREGA[31:0]),`
233			`.rRESULT (rRESULT[31:0]),`
234			`.iwb_dat_i (iwb_dat_i[31:0]),`
235			`.nclk (nclk),`
236	36	sybreon	`.prst (prst),`
237	3	sybreon	`.drun (drun),`
238			`.frun (frun),`
239	36	sybreon	`.prun (prun));`
240	3	sybreon
241			`endmodule // aeMB_core`

Browse

Tools

Subversion Repositories aemb

[/] [aemb/] [tags/] [AEMB_7_05/] [rtl/] [verilog/] [aeMB_core.v] - Blame information for rev 37