OpenCores
URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] [aemb/] [trunk/] [sim/] [iversim] - Blame information for rev 208

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 162 sybreon
#!/bin/sh
2
# $Id: iversim,v 1.8 2008-05-27 19:01:58 sybreon Exp $
3
 
4
HERE=$(dirname $0)
5
RANDOM=$(date +%s)
6
SIM="isim"
7
IVERLIB="-y$HERE/../rtl/verilog"
8
 
9
# seed random number
10
echo "\`define randseed $RANDOM" > random.v
11
 
12
# pre-processor
13
iverilog $IVERLIB -tnull -M$SIM.ls $@ && \
14
sed 1d < $SIM.ls > $SIM.fs && \
15
iverilog -c$SIM.fs -E -tnull -o $SIM.v $@ && \
16
rm $SIM.ls $SIM.fs && \
17
rm random.v && \
18
 
19
# simulation
20
if [ -e "$SIM.v" ]; then
21
        iverilog -tvvp -o $SIM.vvp $SIM.v && \
22
        vvp -l iverilog.log $SIM.vvp && \
23
        rm $SIM.vvp
24
fi
25
 
26
# recompress
27
if [ -e "dump.vcd" ]; then
28
        vcd2lxt dump.vcd dump.lxt -stats && \
29
        rm dump.vcd
30
fi
31
 
32
echo "DONE"
33
 
34 2 sybreon
# $Log: not supported by cvs2svn $
35 162 sybreon
# Revision 1.4  2008/05/13 20:05:13  ssnt2
36
# *** empty log message ***
37 155 sybreon
#
38 162 sybreon
# Revision 1.3  2008/05/09 16:20:03  ssnt2
39
# added vcd2lxt recompressor.
40 144 sybreon
#
41 162 sybreon
# Revision 1.2  2008/05/09 16:13:59  ssnt2
42
# added pre-processor and cleaned up code.
43 79 sybreon
#

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.