OpenCores
URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] [aemb/] [trunk/] [sw/] [gccrom] - Blame information for rev 142

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 sybreon
#!/bin/sh
2 142 sybreon
# $Id: gccrom,v 1.17 2008-04-27 16:05:25 sybreon Exp $
3 104 sybreon
 
4 133 sybreon
# Compile using C pre-processor
5
ELFFILE="rom"
6
XILFLAGS="-mxl-soft-div -msoft-float -mxl-barrel-shift -mno-xl-soft-mul"
7
CXXFLAGS="-O0"
8 142 sybreon
LNKFLAGS="-Wl,-defsym -Wl,_STACK_SIZE=0x4000 -Wl,-defsym -Wl,_HEAP_SIZE=0x4000"
9
LIBFLAGS=""
10 133 sybreon
INCFLAGS="-Icc/"
11 104 sybreon
 
12 142 sybreon
mb-gcc $XILFLAGS $CXXFLAGS $LNKFLAGS $LIBFLAGS $INCFLAGS -specs=aemb.specs  $@ -o $ELFFILE && \
13 133 sybreon
echo "xgcc=$?" && \
14
 
15 104 sybreon
# Create a text listing of the compiled code
16 133 sybreon
mb-objdump -DSCz $ELFFILE > $ELFFILE.dump && \
17
echo "dump=$?" && \
18 104 sybreon
 
19
# Convert the ELF file to an SREC file
20 133 sybreon
mb-objcopy -O srec $ELFFILE $ELFFILE.srec && \
21
echo "copy=$?" && \
22 104 sybreon
 
23
# Generate a Verilog VMEM file from the SREC file
24 133 sybreon
srec_cat $ELFFILE.srec -o ../sim/dump.vmem -vmem 32 && \
25
echo "srec=$?" && \
26 104 sybreon
 
27 137 sybreon
# echo the checksum
28
MD5=$(sha1sum $ELFFILE | cut -c1-32) && \
29
echo "sha1=$MD5" && \
30
 
31 104 sybreon
# Cleanup code
32 133 sybreon
rm $ELFFILE.srec && rm $ELFFILE
33 104 sybreon
 
34 2 sybreon
# $Log: not supported by cvs2svn $
35 142 sybreon
# Revision 1.16  2008/04/26 18:08:33  sybreon
36
# Minor cosmetic changes.
37
#
38 137 sybreon
# Revision 1.15  2008/04/26 10:03:00  sybreon
39
# Cleaned up script.
40
#
41 133 sybreon
# Revision 1.14  2008/01/31 19:07:14  sybreon
42
# Made code work with newlib's malloc();
43
#
44 106 sybreon
# Revision 1.13  2008/01/19 16:42:54  sybreon
45
# Uses multiplier + barrel shifter as default.
46
#
47 104 sybreon
# Revision 1.12  2007/12/11 00:44:32  sybreon
48
# Modified for AEMB2
49
#
50 79 sybreon
# Revision 1.11  2007/11/30 17:09:27  sybreon
51
# Minor code cleanup.
52
#
53 74 sybreon
# Revision 1.10  2007/11/20 18:35:34  sybreon
54
# Generate VMEM instead of HEX dumps of programme.
55
#
56 68 sybreon
# Revision 1.9  2007/11/18 19:41:46  sybreon
57
# Minor simulation fixes.
58
#
59 67 sybreon
# Revision 1.8  2007/11/09 20:52:37  sybreon
60
# Added some compilation optimisations.
61
#
62 54 sybreon
# Revision 1.7  2007/11/04 05:16:25  sybreon
63
# Added -msoft-float and -mxl-soft-div compiler flags.
64
#
65 47 sybreon
# Revision 1.6  2007/11/02 03:25:46  sybreon
66
# New EDK 3.2 compatible design with optional barrel-shifter and multiplier.
67
# Fixed various minor data hazard bugs.
68
# Code compatible with -O0/1/2/3/s generated code.
69
#
70 41 sybreon
# Revision 1.5  2007/10/22 19:14:38  sybreon
71
# Recommended to compile code with -O2/3/s
72
#
73 40 sybreon
# Revision 1.4  2007/04/30 15:57:31  sybreon
74
# Modified compilation sequence.
75
#
76 32 sybreon
# Revision 1.3  2007/04/25 22:15:06  sybreon
77
# Added support for 8-bit and 16-bit data types.
78
#
79 22 sybreon
# Revision 1.2  2007/04/04 06:14:39  sybreon
80
# Minor changes
81
#
82 12 sybreon
# Revision 1.1  2007/03/09 17:41:56  sybreon
83
# initial import

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.