OpenCores
URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] [aemb/] [trunk/] [sw/] [gccrom] - Blame information for rev 47

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 sybreon
#!/bin/sh
2 47 sybreon
# $Id: gccrom,v 1.7 2007-11-04 05:16:25 sybreon Exp $
3 2 sybreon
# $Log: not supported by cvs2svn $
4 47 sybreon
# Revision 1.6  2007/11/02 03:25:46  sybreon
5
# New EDK 3.2 compatible design with optional barrel-shifter and multiplier.
6
# Fixed various minor data hazard bugs.
7
# Code compatible with -O0/1/2/3/s generated code.
8
#
9 41 sybreon
# Revision 1.5  2007/10/22 19:14:38  sybreon
10
# Recommended to compile code with -O2/3/s
11
#
12 40 sybreon
# Revision 1.4  2007/04/30 15:57:31  sybreon
13
# Modified compilation sequence.
14
#
15 32 sybreon
# Revision 1.3  2007/04/25 22:15:06  sybreon
16
# Added support for 8-bit and 16-bit data types.
17
#
18 22 sybreon
# Revision 1.2  2007/04/04 06:14:39  sybreon
19
# Minor changes
20
#
21 12 sybreon
# Revision 1.1  2007/03/09 17:41:56  sybreon
22
# initial import
23
#
24
#mb-gcc -g -mxl-soft-div -mxl-soft-mul -msoft-float -mno-clearbss -msmall-divides -mno-memcpy -mno-xl-gp-opt -o rom.o $@ && \
25 47 sybreon
mb-gcc -g -mstats -mxl-soft-div -msoft-float -o rom.o $@ && \
26 32 sybreon
#mb-run -v rom.o 2> rom.run && \
27 2 sybreon
mb-objcopy -O binary rom.o rom.bin && \
28
hexdump -v -e'1/4 "%.8X\n"' rom.bin > ../sim/aeMB.rom && \
29 41 sybreon
mb-objdump -DSC rom.o > rom.dump && \
30 2 sybreon
rm rom.bin && \
31 12 sybreon
echo "ROM generated"

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.