1 |
2 |
vv_gulyaev |
Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
|
2 |
|
|
------------------------------------------------------------------------------------------------------------------------------------------------------
|
3 |
|
|
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
|
4 |
|
|
| Date : Thu Jul 30 13:56:10 2020
|
5 |
|
|
| Host : orme22 running 64-bit Ubuntu 18.04.4 LTS
|
6 |
|
|
| Command : report_drc -file aes128_ecb_fpga_wrap_drc_routed.rpt -pb aes128_ecb_fpga_wrap_drc_routed.pb -rpx aes128_ecb_fpga_wrap_drc_routed.rpx
|
7 |
|
|
| Design : aes128_ecb_fpga_wrap
|
8 |
|
|
| Device : xc7k325tffg900-2
|
9 |
|
|
| Speed File : -2
|
10 |
|
|
| Design State : Routed
|
11 |
|
|
------------------------------------------------------------------------------------------------------------------------------------------------------
|
12 |
|
|
|
13 |
|
|
Report DRC
|
14 |
|
|
|
15 |
|
|
Table of Contents
|
16 |
|
|
-----------------
|
17 |
|
|
1. REPORT SUMMARY
|
18 |
|
|
2. REPORT DETAILS
|
19 |
|
|
|
20 |
|
|
1. REPORT SUMMARY
|
21 |
|
|
-----------------
|
22 |
|
|
Netlist: netlist
|
23 |
|
|
Floorplan: design_1
|
24 |
|
|
Design limits:
|
25 |
|
|
Ruledeck: default
|
26 |
|
|
Max violations:
|
27 |
|
|
Violations found: 6
|
28 |
|
|
+------------+----------+--------------------+------------+
|
29 |
|
|
| Rule | Severity | Description | Violations |
|
30 |
|
|
+------------+----------+--------------------+------------+
|
31 |
|
|
| PDRC-153 | Warning | Gated clock check | 4 |
|
32 |
|
|
| PORTPROP-2 | Warning | selectio_diff_term | 2 |
|
33 |
|
|
+------------+----------+--------------------+------------+
|
34 |
|
|
|
35 |
|
|
2. REPORT DETAILS
|
36 |
|
|
-----------------
|
37 |
|
|
PDRC-153#1 Warning
|
38 |
|
|
Gated clock check
|
39 |
|
|
Net sys_mngr/axi_state[0]_P_i_3_n_0 is a gated clock net sourced by a combinational pin sys_mngr/axi_state[0]_P_i_3/O, cell sys_mngr/axi_state[0]_P_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
|
40 |
|
|
Related violations:
|
41 |
|
|
|
42 |
|
|
PDRC-153#2 Warning
|
43 |
|
|
Gated clock check
|
44 |
|
|
Net sys_mngr/axi_state[10]_P_i_2_n_0 is a gated clock net sourced by a combinational pin sys_mngr/axi_state[10]_P_i_2/O, cell sys_mngr/axi_state[10]_P_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
|
45 |
|
|
Related violations:
|
46 |
|
|
|
47 |
|
|
PDRC-153#3 Warning
|
48 |
|
|
Gated clock check
|
49 |
|
|
Net sys_mngr/axi_state[1]_P_i_2_n_0 is a gated clock net sourced by a combinational pin sys_mngr/axi_state[1]_P_i_2/O, cell sys_mngr/axi_state[1]_P_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
|
50 |
|
|
Related violations:
|
51 |
|
|
|
52 |
|
|
PDRC-153#4 Warning
|
53 |
|
|
Gated clock check
|
54 |
|
|
Net sys_mngr/axi_state[2]_P_i_2_n_0 is a gated clock net sourced by a combinational pin sys_mngr/axi_state[2]_P_i_2/O, cell sys_mngr/axi_state[2]_P_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
|
55 |
|
|
Related violations:
|
56 |
|
|
|
57 |
|
|
PORTPROP-2#1 Warning
|
58 |
|
|
selectio_diff_term
|
59 |
|
|
The port CLK_IN_N has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL15 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
|
60 |
|
|
Related violations:
|
61 |
|
|
|
62 |
|
|
PORTPROP-2#2 Warning
|
63 |
|
|
selectio_diff_term
|
64 |
|
|
The port CLK_IN_P has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL15 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
|
65 |
|
|
Related violations:
|
66 |
|
|
|
67 |
|
|
|