OpenCores
URL https://opencores.org/ocsvn/aes_decrypt_fpga/aes_decrypt_fpga/trunk

Subversion Repositories aes_decrypt_fpga

[/] [aes_decrypt_fpga/] [trunk/] [sim/] [rtl_sim/] [bin/] [sim128.do] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 schengopen
cd ../run
2
vlib aes_decrypt128_tb_lib
3
vmap work aes_decrypt128_tb_lib
4
vlog +incdir+../../../rtl/verilog +incdir+../src  ../../../bench/verilog/aes_decrypt128_tb.sv
5
vsim aes_decrypt128_tb
6
#add wave *
7
run -all

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.