OpenCores
URL https://opencores.org/ocsvn/aes_pipe/aes_pipe/trunk

Subversion Repositories aes_pipe

[/] [aes_pipe/] [trunk/] [syn/] [Xilinx/] [log/] [aes.twx] - Blame information for rev 11

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 10 subhasis25
2
3
4
                                        twDebug*, twFoot?, twClientInfo?)>
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
                                                           NETDELAY |
51
                                                           NETSKEW |
52
                                                           PATH |
53
                                                           DEFPERIOD |
54
                                                           UNCONSTPATH |
55
                                                           DEFPATH |
56
                                                           PATH2SETUP |
57
                                                           UNCONSTPATH2SETUP |
58
                                                           PATHCLASS |
59
                                                           PATHDELAY |
60
                                                           PERIOD |
61
                                                           FREQUENCY |
62
                                                           PATHBLOCK |
63
                                                           OFFSET |
64
                                                           OFFSETIN |
65
                                                           OFFSETINCLOCK |
66
                                                           UNCONSTOFFSETINCLOCK |
67
                                                           OFFSETINDELAY |
68
                                                           OFFSETINMOD |
69
                                                           OFFSETOUT |
70
                                                           OFFSETOUTCLOCK |
71
                                                           UNCONSTOFFSETOUTCLOCK |
72
                                                           OFFSETOUTDELAY |
73
                                                           OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED>
74
75
                                           twEndPtCnt?,
76
                                           twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
                                                twSimpleMinPath CDATA #IMPLIED>
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
                                          fDCMJit CDATA #IMPLIED
124
                                          fPhaseErr CDATA #IMPLIED
125
                                          sEqu CDATA #IMPLIED>
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
                         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
                                          best CDATA #IMPLIED requested CDATA #IMPLIED
225
                                          errors CDATA #IMPLIED
226
                                          score CDATA #IMPLIED>
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
]>
332
Release 11.1 Trace  (lin)Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved./opt/Xilinx/11.1/ISE/bin/lin/unwrapped/trce -v 10 -fastpaths -xml
333
../log/aes.twx ../out/aes.map.ncd -o ../log/aes.twr ../out/aes.pcf
334
 
335
aes.map.ncd../out/aes.map.ncdaes.pcf../out/aes.pcfxc5vlx50t-1PRODUCTION 1.64 2009-03-03, STEPPING level 010INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.TS_clk = PERIOD TIMEGRP "clk_i" 3 ns HIGH 50%;5947200002789602.9740.026proc[0].mix/outrkey<2>_1_5proc[1].add/dataout<2>_1_52.7930.1463.0000.035proc[0].mix/outrkey<2>_1_5proc[1].add/dataout<2>_1_51SLICE_X20Y103.CLKclk_i_BUFGPSLICE_X20Y103.BQTcko0.471proc[0].mix/outrkey<2>_1_7proc[0].mix/outrkey<2>_1_5SLICE_X47Y110.B6net42.295proc[0].mix/outrkey<2>_1_5SLICE_X47Y110.CLKTas0.027proc[1].add/dataout<2>_1_7proc[1].add/Mxor_added<2><1>_Result<5>1proc[1].add/dataout<2>_1_50.4982.2952.793clk_i_BUFGP17.882.20.026add_f_1/dataout<1>_1_1sbox_f_1/g0[1].g1[1].sub/byteout_52.8500.0893.0000.035add_f_1/dataout<1>_1_1sbox_f_1/g0[1].g1[1].sub/byteout_52SLICE_X52Y59.CLKclk_i_BUFGPSLICE_X52Y59.BQTcko0.471add_f_1/dataout<1>_1_3add_f_1/dataout<1>_1_1SLICE_X59Y62.C1net321.538add_f_1/dataout<1>_1_1SLICE_X59Y62.CTilo0.094sbox_f_1/g0[2].g1[0].sub_Mrom_byteout_rom000022sbox_f_1/g0[1].g1[1].sub_Mrom_byteout_rom0000101SLICE_X56Y61.B5net10.546sbox_f_1/g0[1].g1[1].sub_Mrom_byteout_rom0000101SLICE_X56Y61.CLKTas0.201sbox_f_1/g0[1].g1[1].sub/byteout<5>sbox_f_1/g0[1].g1[1].sub_Mrom_byteout_rom000010_f7sbox_f_1/g0[1].g1[1].sub_Mrom_byteout_rom000010_f7_rtsbox_f_1/g0[1].g1[1].sub_Mrom_byteout_rom000010_f8sbox_f_1/g0[1].g1[1].sub/byteout_50.7662.0842.850clk_i_BUFGP26.973.10.027proc[3].add/dataout<3>_1_4proc[3].sbox/g0[3].g1[1].sub/byteout_42.8140.1243.0000.035proc[3].add/dataout<3>_1_4proc[3].sbox/g0[3].g1[1].sub/byteout_42SLICE_X24Y89.CLKclk_i_BUFGPSLICE_X24Y89.AQTcko0.471proc[3].add/dataout<3>_1_7proc[3].add/dataout<3>_1_4SLICE_X29Y84.B1net321.591proc[3].add/dataout<3>_1_4SLICE_X29Y84.BTilo0.094proc[3].sbox/g0[3].g1[1].sub_Mrom_byteout_rom000083proc[3].sbox/g0[3].g1[1].sub_Mrom_byteout_rom000083SLICE_X28Y84.D6net10.433proc[3].sbox/g0[3].g1[1].sub_Mrom_byteout_rom000083SLICE_X28Y84.CLKTas0.225proc[3].sbox/g0[3].g1[1].sub/byteout<4>proc[3].sbox/g0[3].g1[1].sub_Mrom_byteout_rom00008_f7_0proc[3].sbox/g0[3].g1[1].sub_Mrom_byteout_rom00008_f71_rtproc[3].sbox/g0[3].g1[1].sub_Mrom_byteout_rom00008_f8proc[3].sbox/g0[3].g1[1].sub/byteout_40.7902.0242.814clk_i_BUFGP28.171.90.029proc[4].add/dataout<0>_3_5proc[4].sbox/g0[0].g1[3].sub/byteout_12.8330.1033.0000.035proc[4].add/dataout<0>_3_5proc[4].sbox/g0[0].g1[3].sub/byteout_12SLICE_X24Y60.CLKclk_i_BUFGPSLICE_X24Y60.BQTcko0.471proc[4].add/dataout<0>_3_7proc[4].add/dataout<0>_3_5SLICE_X19Y52.A4net321.447proc[4].add/dataout<0>_3_5SLICE_X19Y52.ATilo0.094proc[4].sbox/g0[0].g1[3].sub_Mrom_byteout_rom0000141proc[4].sbox/g0[0].g1[3].sub_Mrom_byteout_rom000024SLICE_X15Y51.D6net10.569proc[4].sbox/g0[0].g1[3].sub_Mrom_byteout_rom000024SLICE_X15Y51.CLKTas0.252proc[4].sbox/g0[0].g1[3].sub/byteout<1>proc[4].sbox/g0[0].g1[3].sub_Mrom_byteout_rom00002_f7_0proc[4].sbox/g0[0].g1[3].sub_Mrom_byteout_rom00002_f71_rtproc[4].sbox/g0[0].g1[3].sub_Mrom_byteout_rom00002_f8proc[4].sbox/g0[0].g1[3].sub/byteout_10.8172.0162.833clk_i_BUFGP28.871.20.031proc[7].add/dataout<0>_1_4proc[7].sbox/g0[0].g1[1].sub/byteout_32.8750.0593.0000.035proc[7].add/dataout<0>_1_4proc[7].sbox/g0[0].g1[1].sub/byteout_32SLICE_X29Y13.CLKclk_i_BUFGPSLICE_X29Y13.AQTcko0.450proc[7].add/dataout<0>_1_7proc[7].add/dataout<0>_1_4SLICE_X27Y8.A1net321.693proc[7].add/dataout<0>_1_4SLICE_X27Y8.ATilo0.094proc[7].sbox/g0[0].g1[1].sub_Mrom_byteout_rom000063proc[7].sbox/g0[0].g1[1].sub_Mrom_byteout_rom000063SLICE_X27Y10.D5net10.386proc[7].sbox/g0[0].g1[1].sub_Mrom_byteout_rom000063SLICE_X27Y10.CLKTas0.252proc[7].sbox/g0[0].g1[1].sub/byteout<3>proc[7].sbox/g0[0].g1[1].sub_Mrom_byteout_rom00006_f7_0proc[7].sbox/g0[0].g1[1].sub_Mrom_byteout_rom00006_f71_rtproc[7].sbox/g0[0].g1[1].sub_Mrom_byteout_rom00006_f8proc[7].sbox/g0[0].g1[1].sub/byteout_30.7962.0792.875clk_i_BUFGP27.772.30.036proc[8].add/dataout<1>_3_4proc[8].sbox/g0[1].g1[3].sub/byteout_32.7860.1433.0000.035proc[8].add/dataout<1>_3_4proc[8].sbox/g0[1].g1[3].sub/byteout_32SLICE_X36Y35.CLKclk_i_BUFGPSLICE_X36Y35.AQTcko0.471proc[8].add/dataout<1>_3_7proc[8].add/dataout<1>_3_4SLICE_X35Y42.C3net321.552proc[8].add/dataout<1>_3_4SLICE_X35Y42.CTilo0.094sbox_f_1/g0[3].g1[2].sub_Mrom_byteout_rom000083proc[8].sbox/g0[1].g1[3].sub_Mrom_byteout_rom000063SLICE_X32Y42.D6net10.444proc[8].sbox/g0[1].g1[3].sub_Mrom_byteout_rom000063SLICE_X32Y42.CLKTas0.225proc[8].sbox/g0[1].g1[3].sub/byteout<3>proc[8].sbox/g0[1].g1[3].sub_Mrom_byteout_rom00006_f7_0proc[8].sbox/g0[1].g1[3].sub_Mrom_byteout_rom00006_f71_rtproc[8].sbox/g0[1].g1[3].sub_Mrom_byteout_rom00006_f8proc[8].sbox/g0[1].g1[3].sub/byteout_30.7901.9962.786clk_i_BUFGP28.471.60.036proc[8].mix/g0[1].mix/out2_2add_f_1/dataout<2>_1_22.7620.1673.0000.035proc[8].mix/g0[1].mix/out2_2add_f_1/dataout<2>_1_21SLICE_X55Y36.CLKclk_i_BUFGPSLICE_X55Y36.CQTcko0.450proc[8].mix/g0[1].mix/out2<5>proc[8].mix/g0[1].mix/out2_2SLICE_X57Y73.C5net12.283proc[8].mix/g0[1].mix/out2<2>SLICE_X57Y73.CLKTas0.029add_f_1/dataout<2>_1_3add_f_1/Mxor_added<2><1>_Result<2>1add_f_1/dataout<2>_1_20.4792.2832.762clk_i_BUFGP17.382.70.040proc[5].sbox/g0[1].g1[1].sub/byteout_2proc[5].mix/g0[0].mix/out1_32.8710.0543.0000.035proc[5].sbox/g0[1].g1[1].sub/byteout_2proc[5].mix/g0[0].mix/out1_31SLICE_X0Y32.CLKclk_i_BUFGPSLICE_X0Y32.BQTcko0.471proc[5].sbox/g0[1].g1[1].sub/byteout<2>proc[5].sbox/g0[1].g1[1].sub/byteout_2SLICE_X10Y18.A6net72.253proc[5].sbox/g0[1].g1[1].sub/byteout<2>SLICE_X10Y18.CLKTas0.147proc[5].mix/g0[0].mix/out1<3>proc[5].mix/g0[0].mix/out1_xor0000<3>1proc[5].mix/g0[0].mix/out1_xor0000<3>_f7proc[5].mix/g0[0].mix/out1_30.6182.2532.871clk_i_BUFGP21.578.50.041proc[6].add/dataout<2>_0_5proc[6].sbox/g0[2].g1[0].sub/byteout_42.7420.1823.0000.035proc[6].add/dataout<2>_0_5proc[6].sbox/g0[2].g1[0].sub/byteout_42SLICE_X14Y16.CLKclk_i_BUFGPSLICE_X14Y16.BQTcko0.450proc[6].add/dataout<2>_0_7proc[6].add/dataout<2>_0_5SLICE_X20Y20.C2net321.524proc[6].add/dataout<2>_0_5SLICE_X20Y20.CTilo0.094proc[6].sbox/g0[2].g1[0].sub/byteout<4>proc[6].sbox/g0[2].g1[0].sub_Mrom_byteout_rom000082SLICE_X20Y20.D6net10.449proc[6].sbox/g0[2].g1[0].sub_Mrom_byteout_rom000082SLICE_X20Y20.CLKTas0.225proc[6].sbox/g0[2].g1[0].sub/byteout<4>proc[6].sbox/g0[2].g1[0].sub_Mrom_byteout_rom00008_f7_0proc[6].sbox/g0[2].g1[0].sub_Mrom_byteout_rom00008_f71_rtproc[6].sbox/g0[2].g1[0].sub_Mrom_byteout_rom00008_f8proc[6].sbox/g0[2].g1[0].sub/byteout_40.7691.9732.742clk_i_BUFGP28.072.00.041proc[5].sbox/g0[1].g1[1].sub/byteout_2proc[5].mix/g0[0].mix/out1_32.8700.0543.0000.035proc[5].sbox/g0[1].g1[1].sub/byteout_2proc[5].mix/g0[0].mix/out1_31SLICE_X0Y32.CLKclk_i_BUFGPSLICE_X0Y32.BQTcko0.471proc[5].sbox/g0[1].g1[1].sub/byteout<2>proc[5].sbox/g0[1].g1[1].sub/byteout_2SLICE_X10Y18.B6net72.260proc[5].sbox/g0[1].g1[1].sub/byteout<2>SLICE_X10Y18.CLKTas0.139proc[5].mix/g0[0].mix/out1<3>proc[5].mix/g0[0].mix/out1_xor0000<3>2proc[5].mix/g0[0].mix/out1_xor0000<3>_f7proc[5].mix/g0[0].mix/out1_30.6102.2602.870clk_i_BUFGP21.378.7Hold Paths: TS_clk = PERIOD TIMEGRP "clk_i" 3 ns HIGH 50%;
336
0.296proc[0].sbox/nextkey<0>_2_5proc[0].mix/outrkey<0>_2_50.452-0.1560.0000.000proc[0].sbox/nextkey<0>_2_5proc[0].mix/outrkey<0>_2_50SLICE_X55Y79.CLKclk_i_BUFGPSLICE_X55Y79.BQTcko0.414proc[0].sbox/nextkey<0>_2_7proc[0].sbox/nextkey<0>_2_5SLICE_X56Y80.BXnet10.280proc[0].sbox/nextkey<0>_2_5SLICE_X56Y80.CLKTckdi-0.242proc[0].mix/outrkey<0>_2_7proc[0].mix/outrkey<0>_2_50.1720.2800.452clk_i_BUFGP38.161.90.339proc[1].sbox/nextkey<0>_0_5proc[1].mix/outrkey<0>_0_50.472-0.1330.0000.000proc[1].sbox/nextkey<0>_0_5proc[1].mix/outrkey<0>_0_50SLICE_X43Y99.CLKclk_i_BUFGPSLICE_X43Y99.BQTcko0.414proc[1].sbox/nextkey<0>_0_7proc[1].sbox/nextkey<0>_0_5SLICE_X43Y101.BXnet10.289proc[1].sbox/nextkey<0>_0_5SLICE_X43Y101.CLKTckdi-0.231proc[1].mix/outrkey<0>_0_7proc[1].mix/outrkey<0>_0_50.1830.2890.472clk_i_BUFGP38.861.20.412proc[0].add/step1/sub1/byteout_5proc[0].sbox/nextkey<0>_0_50.499-0.0870.0000.000proc[0].add/step1/sub1/byteout_5proc[0].sbox/nextkey<0>_0_51SLICE_X45Y79.CLKclk_i_BUFGPSLICE_X45Y79.BQTcko0.414proc[0].add/step1/sub1/byteout<5>proc[0].add/step1/sub1/byteout_5SLICE_X46Y79.B6net40.281proc[0].add/step1/sub1/byteout<5>SLICE_X46Y79.CLKTah-0.196proc[0].sbox/nextkey<0>_0_7proc[0].sbox/Mxor_nextkey<0>_0_xor0000_Result<5>1proc[0].sbox/nextkey<0>_0_50.2180.2810.499clk_i_BUFGP43.756.30.419proc[1].sbox/nextkey<1>_1_2proc[1].mix/outrkey<1>_1_20.491-0.0720.0000.000proc[1].sbox/nextkey<1>_1_2proc[1].mix/outrkey<1>_1_20SLICE_X27Y108.CLKclk_i_BUFGPSLICE_X27Y108.CQTcko0.414proc[1].sbox/nextkey<1>_1_3proc[1].sbox/nextkey<1>_1_2SLICE_X22Y108.CXnet10.295proc[1].sbox/nextkey<1>_1_2SLICE_X22Y108.CLKTckdi-0.218proc[1].mix/outrkey<1>_1_3proc[1].mix/outrkey<1>_1_20.1960.2950.491clk_i_BUFGP39.960.10.420proc[6].add/step1/c0_3_4proc[6].sbox/nextkey<3>_0_40.474-0.0540.0000.000proc[6].add/step1/c0_3_4proc[6].sbox/nextkey<3>_0_41SLICE_X31Y24.CLKclk_i_BUFGPSLICE_X31Y24.AQTcko0.414proc[6].add/step1/c0_3_7proc[6].add/step1/c0_3_4SLICE_X33Y24.A6net10.257proc[6].add/step1/c0_3_4SLICE_X33Y24.CLKTah-0.197proc[6].sbox/nextkey<3>_0_7proc[6].sbox/Mxor_nextkey<3>_0_xor0000_Result<4>1proc[6].sbox/nextkey<3>_0_40.2170.2570.474clk_i_BUFGP45.854.20.421proc[8].add/step1/c0_3_0proc[8].sbox/nextkey<3>_0_00.461-0.0400.0000.000proc[8].add/step1/c0_3_0proc[8].sbox/nextkey<3>_0_01SLICE_X51Y36.CLKclk_i_BUFGPSLICE_X51Y36.AQTcko0.414proc[8].add/step1/c0_3_3proc[8].add/step1/c0_3_0SLICE_X48Y36.A6net10.266proc[8].add/step1/c0_3_0SLICE_X48Y36.CLKTah-0.219proc[8].sbox/nextkey<3>_0_3proc[8].sbox/Mxor_nextkey<3>_0_xor0000_Result<0>1proc[8].sbox/nextkey<3>_0_00.1950.2660.461clk_i_BUFGP42.357.70.422proc[3].add/step1/c0_3_4proc[3].sbox/nextkey<3>_0_40.480-0.0580.0000.000proc[3].add/step1/c0_3_4proc[3].sbox/nextkey<3>_0_41SLICE_X33Y70.CLKclk_i_BUFGPSLICE_X33Y70.AQTcko0.414proc[3].add/step1/c0_3_7proc[3].add/step1/c0_3_4SLICE_X30Y70.A6net10.263proc[3].add/step1/c0_3_4SLICE_X30Y70.CLKTah-0.197proc[3].sbox/nextkey<3>_0_7proc[3].sbox/Mxor_nextkey<3>_0_xor0000_Result<4>1proc[3].sbox/nextkey<3>_0_40.2170.2630.480clk_i_BUFGP45.254.80.422proc[6].mix/g0[2].mix/out1_1proc[7].add/dataout<1>_2_10.464-0.0420.0000.000proc[6].mix/g0[2].mix/out1_1proc[7].add/dataout<1>_2_11SLICE_X27Y20.CLKclk_i_BUFGPSLICE_X27Y20.AQTcko0.414proc[6].mix/g0[2].mix/out1<2>proc[6].mix/g0[2].mix/out1_1SLICE_X24Y20.B6net10.272proc[6].mix/g0[2].mix/out1<1>SLICE_X24Y20.CLKTah-0.222proc[7].add/dataout<1>_2_3proc[7].add/Mxor_added<1><2>_Result<1>1proc[7].add/dataout<1>_2_10.1920.2720.464clk_i_BUFGP41.458.60.422add_f_1/step1/c2_3_2sbox_f_1/nextkey<3>_2_20.486-0.0640.0000.000add_f_1/step1/c2_3_2sbox_f_1/nextkey<3>_2_21SLICE_X49Y45.CLKclk_i_BUFGPSLICE_X49Y45.CQTcko0.414add_f_1/step1/c2_3_3add_f_1/step1/c2_3_2SLICE_X50Y44.C6net10.267add_f_1/step1/c2_3_2SLICE_X50Y44.CLKTah-0.195sbox_f_1/nextkey<3>_2_3sbox_f_1/Mxor_nextkey<3>_2_xor0000_Result<2>1sbox_f_1/nextkey<3>_2_20.2190.2670.486clk_i_BUFGP45.154.90.423proc[6].add/step1/c0_3_7proc[6].sbox/nextkey<3>_0_70.477-0.0540.0000.000proc[6].add/step1/c0_3_7proc[6].sbox/nextkey<3>_0_71SLICE_X31Y24.CLKclk_i_BUFGPSLICE_X31Y24.DQTcko0.414proc[6].add/step1/c0_3_7proc[6].add/step1/c0_3_7SLICE_X33Y24.D6net10.258proc[6].add/step1/c0_3_7SLICE_X33Y24.CLKTah-0.195proc[6].sbox/nextkey<3>_0_7proc[6].sbox/Mxor_nextkey<3>_0_xor0000_Result<7>1proc[6].sbox/nextkey<3>_0_70.2190.2580.477clk_i_BUFGP45.954.1Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk_i" 3 ns HIGH 50%;0clk_iclk_i2.9740000594720691482.974336.247Thu Mar 25 15:34:03 2010 TraceTrace Settings
337
 
338
Peak Memory Usage: 381 MB
339

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.