| 1 |
2 |
olegodints |
|
| 2 |
|
|
|
| 3 |
|
|
NET "b1" LOC = D18;
|
| 4 |
|
|
NET "b2" LOC = K17;
|
| 5 |
|
|
|
| 6 |
|
|
NET "b1" PULLDOWN;
|
| 7 |
|
|
NET "b2" PULLDOWN;
|
| 8 |
|
|
|
| 9 |
|
|
NET "b1" CLOCK_DEDICATED_ROUTE = FALSE;
|
| 10 |
|
|
NET "b2" CLOCK_DEDICATED_ROUTE = FALSE;
|
| 11 |
|
|
NET "rot_a" CLOCK_DEDICATED_ROUTE = FALSE;
|
| 12 |
|
|
NET "rot_b" CLOCK_DEDICATED_ROUTE = FALSE;
|
| 13 |
|
|
NET "rot_center" CLOCK_DEDICATED_ROUTE = FALSE;
|
| 14 |
|
|
|
| 15 |
|
|
NET "clk" LOC = C9 | IOSTANDARD = "LVCMOS33";
|
| 16 |
|
|
NET "clk" CLOCK_DEDICATED_ROUTE = FALSE;
|
| 17 |
|
|
//PIN "cpu1/cd5/DCM_SP_inst.CLKIN" CLOCK_DEDICATED_ROUTE = FALSE;
|
| 18 |
|
|
NET "ROT_A" LOC = K18 | IOSTANDARD = "LVTTL" | PULLUP;
|
| 19 |
|
|
NET "ROT_B" LOC = G18 | IOSTANDARD = "LVTTL" | PULLUP;
|
| 20 |
|
|
NET "ROT_CENTER" LOC = V16 | IOSTANDARD = "LVTTL" | PULLDOWN;
|
| 21 |
|
|
|
| 22 |
|
|
NET "LED<7>" LOC = F9 | IOSTANDARD = "LVTTL" | SLEW = SLOW | DRIVE = 8;
|
| 23 |
|
|
NET "LED<6>" LOC = E9 | IOSTANDARD = "LVTTL" | SLEW = SLOW | DRIVE = 8;
|
| 24 |
|
|
NET "LED<5>" LOC = D11 | IOSTANDARD = "LVTTL" | SLEW = SLOW | DRIVE = 8;
|
| 25 |
|
|
NET "LED<4>" LOC = C11 | IOSTANDARD = "LVTTL" | SLEW = SLOW | DRIVE = 8;
|
| 26 |
|
|
NET "LED<3>" LOC = F11 | IOSTANDARD = "LVTTL" | SLEW = SLOW | DRIVE = 8;
|
| 27 |
|
|
NET "LED<2>" LOC = E11 | IOSTANDARD = "LVTTL" | SLEW = SLOW | DRIVE = 8;
|
| 28 |
|
|
NET "LED<1>" LOC = E12 | IOSTANDARD = "LVTTL" | SLEW = SLOW | DRIVE = 8;
|
| 29 |
|
|
NET "LED<0>" LOC = F12 | IOSTANDARD = "LVTTL" | SLEW = SLOW | DRIVE = 8;
|
| 30 |
|
|
|
| 31 |
|
|
NET "VGA_RED" LOC = H14 | IOSTANDARD = "LVTTL" | DRIVE = 8 | SLEW = FAST;
|
| 32 |
|
|
NET "VGA_GREEN" LOC = H15 | IOSTANDARD = "LVTTL" | DRIVE = 8 | SLEW = FAST;
|
| 33 |
|
|
NET "VGA_BLUE" LOC = G15 | IOSTANDARD = "LVTTL" | DRIVE = 8 | SLEW = FAST;
|
| 34 |
|
|
NET "VGA_HSYNC" LOC = F15 | IOSTANDARD = "LVTTL" | DRIVE = 8 | SLEW = FAST;
|
| 35 |
|
|
NET "VGA_VSYNC" LOC = F14 | IOSTANDARD = "LVTTL" | DRIVE = 8 | SLEW = FAST;
|
| 36 |
|
|
|
| 37 |
|
|
NET "J4<0>" LOC = D7 | IOSTANDARD = "LVTTL" | SLEW = SLOW | DRIVE = 6;
|
| 38 |
|
|
NET "J4<1>" LOC = C7 | IOSTANDARD = "LVTTL" | SLEW = SLOW | DRIVE = 6;
|
| 39 |
|
|
NET "J4<2>" LOC = F8 | IOSTANDARD = "LVTTL" | SLEW = SLOW | DRIVE = 6;
|
| 40 |
|
|
NET "J4<3>" LOC = E8 | IOSTANDARD = "LVTTL" | SLEW = SLOW | DRIVE = 6;
|
| 41 |
|
|
#Created by Constraints Editor (xc3s500e-fg320-4) - 2012/01/19
|
| 42 |
|
|
NET "clk" TNM_NET = clk;
|
| 43 |
|
|
TIMESPEC TS_clk = PERIOD "clk" 50 MHz HIGH 50%;
|
| 44 |
|
|
|
| 45 |
|
|
#NET "SPI_MISO" LOC = "N10" | IOSTANDARD = LVCMOS33 ;
|
| 46 |
|
|
NET "SPI_MOSI" LOC = T4 | IOSTANDARD = "LVCMOS33" | SLEW = SLOW | DRIVE = 8;
|
| 47 |
|
|
NET "SPI_MISO" LOC = N10 | IOSTANDARD = "LVCMOS33";
|
| 48 |
|
|
NET "SPI_SCK" LOC = U16 | IOSTANDARD = "LVCMOS33" | SLEW = SLOW | DRIVE = 8;
|
| 49 |
|
|
NET "DAC_CS" LOC = N8 | IOSTANDARD = "LVCMOS33" | SLEW = SLOW | DRIVE = 8;
|
| 50 |
|
|
NET "DAC_CLR" LOC = P8 | IOSTANDARD = "LVCMOS33" | SLEW = SLOW | DRIVE = 8;
|
| 51 |
|
|
|
| 52 |
|
|
NET "spi_amp_cs" LOC = N7 | IOSTANDARD = "LVCMOS33" | SLEW = SLOW | DRIVE = 8;
|
| 53 |
|
|
NET "spi_rom_cs" LOC = U3 | IOSTANDARD = "LVCMOS33" | SLEW = SLOW | DRIVE = 8;
|
| 54 |
|
|
NET "platformflash_oe" LOC = T3 | IOSTANDARD = "LVTTL" | SLEW = SLOW | DRIVE = 2;
|
| 55 |
|
|
NET "strataflash_oe" LOC = C18 | IOSTANDARD = "LVTTL" | SLEW = SLOW | DRIVE = 2;
|
| 56 |
|
|
NET "strataflash_ce" LOC = D16 | IOSTANDARD = "LVTTL" | SLEW = SLOW | DRIVE = 2;
|
| 57 |
|
|
NET "strataflash_we" LOC = D17 | IOSTANDARD = "LVTTL" | SLEW = SLOW | DRIVE = 2;
|
| 58 |
|
|
NET "spi_adc_conv" LOC = P11 | IOSTANDARD = "LVCMOS33" | SLEW = SLOW | DRIVE = 8;
|
| 59 |
|
|
|
| 60 |
|
|
NET "PS2_CLK" LOC = G14 | IOSTANDARD = LVCMOS33 | DRIVE = 8 | SLEW = SLOW | PULLUP;
|
| 61 |
|
|
NET "PS2_DATA" LOC = G13 | IOSTANDARD = LVCMOS33 | DRIVE = 8 | SLEW = SLOW | PULLUP;
|
| 62 |
|
|
NET "PS2_CLK" CLOCK_DEDICATED_ROUTE = FALSE;
|
