OpenCores
URL https://opencores.org/ocsvn/ahb_system_generator/ahb_system_generator/trunk

Subversion Repositories ahb_system_generator

[/] [ahb_system_generator/] [trunk/] [scripts/] [ahb_simulate.do] - Blame information for rev 6

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 federico.a
#!/bin/tcsh
2
if !(${?DSN}) then
3
    echo "Please set DSN variable to design path!"
4
endif
5
if !(${?SIMULATOR}) then
6
    echo "Please set SIMULATOR variable to 'vcom' or 'ncvhdl'!"
7
endif
8
$SIMULATOR $DSN/src/ahb_package.vhd
9
$SIMULATOR $DSN/src/ahb_configure.vhd
10
$SIMULATOR $DSN/src/ahb_funct.vhd
11
$SIMULATOR $DSN/src/fifo.vhd
12
$SIMULATOR $DSN/src/slv_mem.vhd
13
$SIMULATOR $DSN/src/ahb_slave_wait.vhd
14
$SIMULATOR $DSN/src/mst_wrap.vhd
15
$SIMULATOR $DSN/src/ahb_master.vhd
16
$SIMULATOR $DSN/src/ahb_arbiter.vhd
17
$SIMULATOR $DSN/src/uut_stimulator.vhd
18
$SIMULATOR $DSN/src/ahb_components.vhd
19
$SIMULATOR $DSN/src/ahb_matrix.vhd
20
$SIMULATOR $DSN/src/ahb_system.vhd
21
$SIMULATOR $DSN/src/ahb_tb.vhd
22
if ($SIMULATOR == ncvhdl) then
23
    ncelab work.ahb_tb:rtl -access r
24
else
25
    vsim work.ahb_tb(rtl) -t 100 ps
26
endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.