OpenCores
URL https://opencores.org/ocsvn/ahbmaster/ahbmaster/trunk

Subversion Repositories ahbmaster

[/] [ahbmaster/] [trunk/] [test79_AHBmaster/] [synthesis/] [scratchproject.prs] - Blame information for rev 3

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 3 uson
#--  Synopsys, Inc.
2
#--  Version L-2016.09M-2
3
#--  Project file C:\Actelprj\test79_AHBmaster\synthesis\scratchproject.prs
4
 
5
#project files
6
add_file -vhdl -lib work "C:/Actelprj/test79_AHBmaster/hdl/AHBMASTER_FIC.vhd"
7
add_file -vhdl -lib work "C:/Actelprj/test79_AHBmaster/component/Actel/DirectCore/CoreAHB2APB/1.1.101/rtl/vhdl/u/CoreAHB2APB.vhd"
8
add_file -vhdl -lib work "C:/Actelprj/test79_AHBmaster/component/Actel/DirectCore/CoreAPB/1.1.101/rtl/vhdl/o/MuxP2B.vhd"
9
add_file -vhdl -lib work "C:/Actelprj/test79_AHBmaster/component/Actel/DirectCore/CoreAPB/1.1.101/rtl/vhdl/o/CoreAPB.vhd"
10
add_file -vhdl -lib COREAHBLITE_LIB "C:/Actelprj/test79_AHBmaster/component/Actel/DirectCore/CoreAHBLite/5.3.101/rtl/vhdl/core/coreahblite_addrdec.vhd"
11
add_file -vhdl -lib COREAHBLITE_LIB "C:/Actelprj/test79_AHBmaster/component/Actel/DirectCore/CoreAHBLite/5.3.101/rtl/vhdl/core/coreahblite_defaultslavesm.vhd"
12
add_file -vhdl -lib COREAHBLITE_LIB "C:/Actelprj/test79_AHBmaster/component/Actel/DirectCore/CoreAHBLite/5.3.101/rtl/vhdl/core/coreahblite_masterstage.vhd"
13
add_file -vhdl -lib COREAHBLITE_LIB "C:/Actelprj/test79_AHBmaster/component/Actel/DirectCore/CoreAHBLite/5.3.101/rtl/vhdl/core/coreahblite_slavearbiter.vhd"
14
add_file -vhdl -lib COREAHBLITE_LIB "C:/Actelprj/test79_AHBmaster/component/Actel/DirectCore/CoreAHBLite/5.3.101/rtl/vhdl/core/coreahblite_slavestage.vhd"
15
add_file -vhdl -lib COREAHBLITE_LIB "C:/Actelprj/test79_AHBmaster/component/Actel/DirectCore/CoreAHBLite/5.3.101/rtl/vhdl/core/coreahblite_matrix4x16.vhd"
16
add_file -vhdl -lib COREAHBLITE_LIB "C:/Actelprj/test79_AHBmaster/component/Actel/DirectCore/CoreAHBLite/5.3.101/rtl/vhdl/core/coreahblite_pkg.vhd"
17
add_file -vhdl -lib COREAHBLITE_LIB "C:/Actelprj/test79_AHBmaster/component/work/top/CoreAHBLite_0/rtl/vhdl/core/coreahblite.vhd"
18
add_file -vhdl -lib COREUARTAPB_LIB "C:/Actelprj/test79_AHBmaster/component/work/top/CoreUARTapb_0/rtl/vhdl/core/Clock_gen.vhd"
19
add_file -vhdl -lib COREUARTAPB_LIB "C:/Actelprj/test79_AHBmaster/component/work/top/CoreUARTapb_0/rtl/vhdl/core/Rx_async.vhd"
20
add_file -vhdl -lib COREUARTAPB_LIB "C:/Actelprj/test79_AHBmaster/component/work/top/CoreUARTapb_0/rtl/vhdl/core/Tx_async.vhd"
21
add_file -vhdl -lib COREUARTAPB_LIB "C:/Actelprj/test79_AHBmaster/component/work/top/CoreUARTapb_0/rtl/vhdl/core/fifo_256x8_pa3.vhd"
22
add_file -vhdl -lib COREUARTAPB_LIB "C:/Actelprj/test79_AHBmaster/component/work/top/CoreUARTapb_0/rtl/vhdl/core/coreuart_pkg.vhd"
23
add_file -vhdl -lib COREUARTAPB_LIB "C:/Actelprj/test79_AHBmaster/component/work/top/CoreUARTapb_0/rtl/vhdl/core/CoreUART.vhd"
24
add_file -vhdl -lib COREUARTAPB_LIB "C:/Actelprj/test79_AHBmaster/component/work/top/CoreUARTapb_0/rtl/vhdl/core/CoreUARTapb.vhd"
25
add_file -vhdl -lib COREAHBLITE_LIB "C:/Actelprj/test79_AHBmaster/component/work/top/CoreAHBLite_0/rtl/vhdl/core/components.vhd"
26
add_file -vhdl -lib COREUARTAPB_LIB "C:/Actelprj/test79_AHBmaster/component/work/top/CoreUARTapb_0/rtl/vhdl/core/components.vhd"
27
add_file -vhdl -lib work "C:/Actelprj/test79_AHBmaster/component/work/top/top.vhd"
28
 
29
 
30
 
31
#implementation: "synthesis"
32
impl -add C:\Actelprj\test79_AHBmaster\synthesis -type fpga
33
 
34
#device options
35
set_option -technology ProASIC3
36
set_option -part A3PN250
37
set_option -package VQFP100
38
set_option -speed_grade STD
39
set_option -part_companion ""
40
 
41
#compilation/mapping options
42
set_option -use_fsm_explorer 0
43
set_option -top_module "work.top"
44
 
45
# hdl_compiler_options
46
set_option -distributed_compile 0
47
 
48
# mapper_without_write_options
49
set_option -frequency 100.000
50
set_option -srs_instrumentation 1
51
 
52
# mapper_options
53
set_option -write_verilog 0
54
set_option -write_vhdl 0
55
 
56
# actel_options
57
set_option -rw_check_on_ram 0
58
 
59
# Microsemi 500K
60
set_option -run_prop_extract 1
61
set_option -maxfan 24
62
set_option -disable_io_insertion 0
63
set_option -retiming 0
64
set_option -report_path 4000
65
set_option -opcond COMWC
66
set_option -update_models_cp 0
67
set_option -preserve_registers 0
68
 
69
# Microsemi 500K
70
set_option -globalthreshold 50
71
 
72
# NFilter
73
set_option -no_sequential_opt 0
74
 
75
# sequential_optimization_options
76
set_option -symbolic_fsm_compiler 1
77
 
78
# Compiler Options
79
set_option -compiler_compatible 0
80
set_option -resource_sharing 1
81
 
82
# Compiler Options
83
set_option -auto_infer_blackbox 0
84
 
85
# Compiler Options
86
set_option -vhdl2008 1
87
 
88
#automatic place and route (vendor) options
89
set_option -write_apr_constraint 1
90
 
91
#set result format/file last
92
project -result_file "C:/Actelprj/test79_AHBmaster/synthesis/top.edn"
93
impl -active "synthesis"

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.