1 |
3 |
uson |
Synopsys HDL Compiler, version comp2016q3p1, Build 117R, built Nov 17 2016
|
2 |
|
|
@N|Running in 64-bit mode
|
3 |
|
|
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
|
4 |
|
|
|
5 |
|
|
Synopsys VHDL Compiler, version comp2016q3p1, Build 127R, built Nov 24 2016
|
6 |
|
|
@N|Running in 64-bit mode
|
7 |
|
|
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
|
8 |
|
|
|
9 |
|
|
@N: CD720 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
|
10 |
|
|
@N:"C:\Actelprj\test79_AHBmaster\hdl\AHBMASTER_FIC.vhd":32:7:32:19|Top entity is set to AHBMASTER_FIC.
|
11 |
|
|
VHDL syntax check successful!
|
12 |
|
|
@N: CD231 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
|
13 |
|
|
@N: CD630 :"C:\Actelprj\test79_AHBmaster\hdl\AHBMASTER_FIC.vhd":32:7:32:19|Synthesizing work.ahbmaster_fic.rtl.
|
14 |
|
|
@W: CD274 :"C:\Actelprj\test79_AHBmaster\hdl\AHBMASTER_FIC.vhd":118:3:118:6|Incomplete case statement - add more cases or a when others
|
15 |
|
|
Post processing for work.ahbmaster_fic.rtl
|
16 |
|
|
@A: CL282 :"C:\Actelprj\test79_AHBmaster\hdl\AHBMASTER_FIC.vhd":106:2:106:3|Feedback mux created for signal HADDR_int[31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
|
17 |
|
|
@A: CL282 :"C:\Actelprj\test79_AHBmaster\hdl\AHBMASTER_FIC.vhd":106:2:106:3|Feedback mux created for signal HWDATA_int[31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
|
18 |
|
|
@W: CL190 :"C:\Actelprj\test79_AHBmaster\hdl\AHBMASTER_FIC.vhd":106:2:106:3|Optimizing register bit HTRANS(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
|
19 |
|
|
@W: CL260 :"C:\Actelprj\test79_AHBmaster\hdl\AHBMASTER_FIC.vhd":106:2:106:3|Pruning register bit 0 of HTRANS(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
|
20 |
|
|
@N: CL201 :"C:\Actelprj\test79_AHBmaster\hdl\AHBMASTER_FIC.vhd":106:2:106:3|Trying to extract state machine for register ahb_fsm_current_state.
|
21 |
|
|
Extracted state machine for register ahb_fsm_current_state
|
22 |
|
|
State machine has 7 reachable states with original encodings of:
|
23 |
|
|
000
|
24 |
|
|
001
|
25 |
|
|
010
|
26 |
|
|
011
|
27 |
|
|
100
|
28 |
|
|
101
|
29 |
|
|
110
|
30 |
|
|
|
31 |
|
|
At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)
|
32 |
|
|
|
33 |
|
|
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
|
34 |
|
|
|
35 |
|
|
Process completed successfully.
|
36 |
|
|
# Sat Jun 02 22:49:57 2018
|
37 |
|
|
|
38 |
|
|
###########################################################]
|
39 |
|
|
Synopsys Netlist Linker, version comp2016q3p1, Build 117R, built Nov 17 2016
|
40 |
|
|
@N|Running in 64-bit mode
|
41 |
|
|
@N: NF107 :"C:\Actelprj\test79_AHBmaster\hdl\AHBMASTER_FIC.vhd":32:7:32:19|Selected library: work cell: AHBMASTER_FIC view rtl as top level
|
42 |
|
|
@N: NF107 :"C:\Actelprj\test79_AHBmaster\hdl\AHBMASTER_FIC.vhd":32:7:32:19|Selected library: work cell: AHBMASTER_FIC view rtl as top level
|
43 |
|
|
|
44 |
|
|
At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)
|
45 |
|
|
|
46 |
|
|
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
|
47 |
|
|
|
48 |
|
|
Process completed successfully.
|
49 |
|
|
# Sat Jun 02 22:49:57 2018
|
50 |
|
|
|
51 |
|
|
###########################################################]
|
52 |
|
|
@END
|
53 |
|
|
|
54 |
|
|
At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)
|
55 |
|
|
|
56 |
|
|
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
|
57 |
|
|
|
58 |
|
|
Process completed successfully.
|
59 |
|
|
# Sat Jun 02 22:49:57 2018
|
60 |
|
|
|
61 |
|
|
###########################################################]
|