| 1 |
3 |
uson |
<html><body><samp><pre>
|
| 2 |
|
|
<!@TC:1527947396>
|
| 3 |
|
|
#Build: Synplify Pro L-2016.09M-2, Build 065R, Nov 16 2016
|
| 4 |
|
|
#install: C:\Microsemi\Libero_SoC_v11.8\SynplifyPro
|
| 5 |
|
|
#OS: Windows 8 6.2
|
| 6 |
|
|
#Hostname: H81I
|
| 7 |
|
|
|
| 8 |
|
|
# Sat Jun 02 22:49:56 2018
|
| 9 |
|
|
|
| 10 |
|
|
#Implementation: synthesis
|
| 11 |
|
|
|
| 12 |
|
|
<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2016q3p1, Build 117R, built Nov 17 2016</a>
|
| 13 |
|
|
@N: : <!@TM:1527947397> | Running in 64-bit mode
|
| 14 |
|
|
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
|
| 15 |
|
|
|
| 16 |
|
|
<a name=compilerReport2></a>Synopsys VHDL Compiler, version comp2016q3p1, Build 127R, built Nov 24 2016</a>
|
| 17 |
|
|
@N: : <!@TM:1527947397> | Running in 64-bit mode
|
| 18 |
|
|
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
|
| 19 |
|
|
|
| 20 |
|
|
@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vhd2008\std.vhd:146:18:146:22:@N:CD720:@XP_MSG">std.vhd(146)</a><!@TM:1527947397> | Setting time resolution to ps
|
| 21 |
|
|
@N: : <a href="C:\Actelprj\test79_AHBmaster\hdl\AHBMASTER_FIC.vhd:32:7:32:20:@N::@XP_MSG">AHBMASTER_FIC.vhd(32)</a><!@TM:1527947397> | Top entity is set to AHBMASTER_FIC.
|
| 22 |
|
|
VHDL syntax check successful!
|
| 23 |
|
|
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vhd2008\std1164.vhd:890:16:890:18:@N:CD231:@XP_MSG">std1164.vhd(890)</a><!@TM:1527947397> | Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
|
| 24 |
|
|
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Actelprj\test79_AHBmaster\hdl\AHBMASTER_FIC.vhd:32:7:32:20:@N:CD630:@XP_MSG">AHBMASTER_FIC.vhd(32)</a><!@TM:1527947397> | Synthesizing work.ahbmaster_fic.rtl.
|
| 25 |
|
|
<font color=#A52A2A>@W:<a href="@W:CD274:@XP_HELP">CD274</a> : <a href="C:\Actelprj\test79_AHBmaster\hdl\AHBMASTER_FIC.vhd:118:3:118:7:@W:CD274:@XP_MSG">AHBMASTER_FIC.vhd(118)</a><!@TM:1527947397> | Incomplete case statement - add more cases or a when others</font>
|
| 26 |
|
|
Post processing for work.ahbmaster_fic.rtl
|
| 27 |
|
|
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Actelprj\test79_AHBmaster\hdl\AHBMASTER_FIC.vhd:106:2:106:4:@A:CL282:@XP_MSG">AHBMASTER_FIC.vhd(106)</a><!@TM:1527947397> | Feedback mux created for signal HADDR_int[31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
|
| 28 |
|
|
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Actelprj\test79_AHBmaster\hdl\AHBMASTER_FIC.vhd:106:2:106:4:@A:CL282:@XP_MSG">AHBMASTER_FIC.vhd(106)</a><!@TM:1527947397> | Feedback mux created for signal HWDATA_int[31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
|
| 29 |
|
|
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Actelprj\test79_AHBmaster\hdl\AHBMASTER_FIC.vhd:106:2:106:4:@W:CL190:@XP_MSG">AHBMASTER_FIC.vhd(106)</a><!@TM:1527947397> | Optimizing register bit HTRANS(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
|
| 30 |
|
|
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Actelprj\test79_AHBmaster\hdl\AHBMASTER_FIC.vhd:106:2:106:4:@W:CL260:@XP_MSG">AHBMASTER_FIC.vhd(106)</a><!@TM:1527947397> | Pruning register bit 0 of HTRANS(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
|
| 31 |
|
|
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Actelprj\test79_AHBmaster\hdl\AHBMASTER_FIC.vhd:106:2:106:4:@N:CL201:@XP_MSG">AHBMASTER_FIC.vhd(106)</a><!@TM:1527947397> | Trying to extract state machine for register ahb_fsm_current_state.
|
| 32 |
|
|
Extracted state machine for register ahb_fsm_current_state
|
| 33 |
|
|
State machine has 7 reachable states with original encodings of:
|
| 34 |
|
|
000
|
| 35 |
|
|
001
|
| 36 |
|
|
010
|
| 37 |
|
|
011
|
| 38 |
|
|
100
|
| 39 |
|
|
101
|
| 40 |
|
|
110
|
| 41 |
|
|
|
| 42 |
|
|
At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)
|
| 43 |
|
|
|
| 44 |
|
|
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
|
| 45 |
|
|
|
| 46 |
|
|
Process completed successfully.
|
| 47 |
|
|
# Sat Jun 02 22:49:57 2018
|
| 48 |
|
|
|
| 49 |
|
|
###########################################################]
|
| 50 |
|
|
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp2016q3p1, Build 117R, built Nov 17 2016</a>
|
| 51 |
|
|
@N: : <!@TM:1527947397> | Running in 64-bit mode
|
| 52 |
|
|
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\Actelprj\test79_AHBmaster\hdl\AHBMASTER_FIC.vhd:32:7:32:20:@N:NF107:@XP_MSG">AHBMASTER_FIC.vhd(32)</a><!@TM:1527947397> | Selected library: work cell: AHBMASTER_FIC view rtl as top level
|
| 53 |
|
|
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\Actelprj\test79_AHBmaster\hdl\AHBMASTER_FIC.vhd:32:7:32:20:@N:NF107:@XP_MSG">AHBMASTER_FIC.vhd(32)</a><!@TM:1527947397> | Selected library: work cell: AHBMASTER_FIC view rtl as top level
|
| 54 |
|
|
|
| 55 |
|
|
At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)
|
| 56 |
|
|
|
| 57 |
|
|
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
|
| 58 |
|
|
|
| 59 |
|
|
Process completed successfully.
|
| 60 |
|
|
# Sat Jun 02 22:49:57 2018
|
| 61 |
|
|
|
| 62 |
|
|
###########################################################]
|
| 63 |
|
|
@END
|
| 64 |
|
|
|
| 65 |
|
|
At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)
|
| 66 |
|
|
|
| 67 |
|
|
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
|
| 68 |
|
|
|
| 69 |
|
|
Process completed successfully.
|
| 70 |
|
|
# Sat Jun 02 22:49:57 2018
|
| 71 |
|
|
|
| 72 |
|
|
###########################################################]
|
| 73 |
|
|
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp2016q3p1, Build 117R, built Nov 17 2016</a>
|
| 74 |
|
|
@N: : <!@TM:1527947399> | Running in 64-bit mode
|
| 75 |
|
|
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\Actelprj\test79_AHBmaster\hdl\AHBMASTER_FIC.vhd:32:7:32:20:@N:NF107:@XP_MSG">AHBMASTER_FIC.vhd(32)</a><!@TM:1527947399> | Selected library: work cell: AHBMASTER_FIC view rtl as top level
|
| 76 |
|
|
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\Actelprj\test79_AHBmaster\hdl\AHBMASTER_FIC.vhd:32:7:32:20:@N:NF107:@XP_MSG">AHBMASTER_FIC.vhd(32)</a><!@TM:1527947399> | Selected library: work cell: AHBMASTER_FIC view rtl as top level
|
| 77 |
|
|
|
| 78 |
|
|
At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)
|
| 79 |
|
|
|
| 80 |
|
|
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
|
| 81 |
|
|
|
| 82 |
|
|
Process completed successfully.
|
| 83 |
|
|
# Sat Jun 02 22:49:59 2018
|
| 84 |
|
|
|
| 85 |
|
|
###########################################################]
|
| 86 |
|
|
Pre-mapping Report
|
| 87 |
|
|
|
| 88 |
|
|
# Sat Jun 02 22:49:59 2018
|
| 89 |
|
|
|
| 90 |
|
|
<a name=mapperReport5></a>Synopsys Microsemi Technology Pre-mapping, Version mapact, Build 1920R, Built Nov 17 2016 09:40:34</a>
|
| 91 |
|
|
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
|
| 92 |
|
|
Product Version L-2016.09M-2
|
| 93 |
|
|
|
| 94 |
|
|
Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)
|
| 95 |
|
|
|
| 96 |
|
|
@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1527947399> | No constraint file specified.
|
| 97 |
|
|
Linked File: <a href="C:\Actelprj\test79_AHBmaster\synthesis\AHBMASTER_FIC_scck.rpt:@XP_FILE">AHBMASTER_FIC_scck.rpt</a>
|
| 98 |
|
|
Printing clock summary report in "C:\Actelprj\test79_AHBmaster\synthesis\AHBMASTER_FIC_scck.rpt" file
|
| 99 |
|
|
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1527947399> | Running in 64-bit mode.
|
| 100 |
|
|
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1527947399> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)
|
| 101 |
|
|
|
| 102 |
|
|
Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)
|
| 103 |
|
|
|
| 104 |
|
|
|
| 105 |
|
|
Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)
|
| 106 |
|
|
|
| 107 |
|
|
|
| 108 |
|
|
Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 109MB)
|
| 109 |
|
|
|
| 110 |
|
|
|
| 111 |
|
|
|
| 112 |
|
|
<a name=mapperReport6></a>Clock Summary</a>
|
| 113 |
|
|
*****************
|
| 114 |
|
|
|
| 115 |
|
|
Start Requested Requested Clock Clock Clock
|
| 116 |
|
|
Clock Frequency Period Type Group Load
|
| 117 |
|
|
---------------------------------------------------------------------------------------------
|
| 118 |
|
|
AHBMASTER_FIC|HCLK 100.0 MHz 10.000 inferred Inferred_clkgroup_0 173
|
| 119 |
|
|
=============================================================================================
|
| 120 |
|
|
|
| 121 |
|
|
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\actelprj\test79_ahbmaster\hdl\ahbmaster_fic.vhd:106:2:106:4:@W:MT530:@XP_MSG">ahbmaster_fic.vhd(106)</a><!@TM:1527947399> | Found inferred clock AHBMASTER_FIC|HCLK which controls 173 sequential elements including HADDR[31:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
|
| 122 |
|
|
|
| 123 |
|
|
Finished Pre Mapping Phase.
|
| 124 |
|
|
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1527947399> | Writing default property annotation file C:\Actelprj\test79_AHBmaster\synthesis\AHBMASTER_FIC.sap.
|
| 125 |
|
|
|
| 126 |
|
|
Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 109MB)
|
| 127 |
|
|
|
| 128 |
|
|
Encoding state machine ahb_fsm_current_state[0:6] (in view: work.AHBMASTER_FIC(rtl))
|
| 129 |
|
|
original code -> new code
|
| 130 |
|
|
000 -> 0000001
|
| 131 |
|
|
001 -> 0000010
|
| 132 |
|
|
010 -> 0000100
|
| 133 |
|
|
011 -> 0001000
|
| 134 |
|
|
100 -> 0010000
|
| 135 |
|
|
101 -> 0100000
|
| 136 |
|
|
110 -> 1000000
|
| 137 |
|
|
None
|
| 138 |
|
|
None
|
| 139 |
|
|
|
| 140 |
|
|
Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 109MB)
|
| 141 |
|
|
|
| 142 |
|
|
Pre-mapping successful!
|
| 143 |
|
|
|
| 144 |
|
|
At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 23MB peak: 109MB)
|
| 145 |
|
|
|
| 146 |
|
|
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
|
| 147 |
|
|
# Sat Jun 02 22:49:59 2018
|
| 148 |
|
|
|
| 149 |
|
|
###########################################################]
|
| 150 |
|
|
Map & Optimize Report
|
| 151 |
|
|
|
| 152 |
|
|
# Sat Jun 02 22:50:00 2018
|
| 153 |
|
|
|
| 154 |
|
|
<a name=mapperReport7></a>Synopsys Microsemi Technology Mapper, Version mapact, Build 1920R, Built Nov 17 2016 09:40:34</a>
|
| 155 |
|
|
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
|
| 156 |
|
|
Product Version L-2016.09M-2
|
| 157 |
|
|
|
| 158 |
|
|
Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)
|
| 159 |
|
|
|
| 160 |
|
|
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1527947401> | Running in 64-bit mode.
|
| 161 |
|
|
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1527947401> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)
|
| 162 |
|
|
|
| 163 |
|
|
Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)
|
| 164 |
|
|
|
| 165 |
|
|
|
| 166 |
|
|
Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)
|
| 167 |
|
|
|
| 168 |
|
|
|
| 169 |
|
|
|
| 170 |
|
|
Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 109MB)
|
| 171 |
|
|
|
| 172 |
|
|
|
| 173 |
|
|
Available hyper_sources - for debug and ip models
|
| 174 |
|
|
None Found
|
| 175 |
|
|
|
| 176 |
|
|
|
| 177 |
|
|
Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 109MB)
|
| 178 |
|
|
|
| 179 |
|
|
Encoding state machine ahb_fsm_current_state[0:6] (in view: work.AHBMASTER_FIC(rtl))
|
| 180 |
|
|
original code -> new code
|
| 181 |
|
|
000 -> 0000001
|
| 182 |
|
|
001 -> 0000010
|
| 183 |
|
|
010 -> 0000100
|
| 184 |
|
|
011 -> 0001000
|
| 185 |
|
|
100 -> 0010000
|
| 186 |
|
|
101 -> 0100000
|
| 187 |
|
|
110 -> 1000000
|
| 188 |
|
|
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\actelprj\test79_ahbmaster\hdl\ahbmaster_fic.vhd:106:2:106:4:@W:MO160:@XP_MSG">ahbmaster_fic.vhd(106)</a><!@TM:1527947401> | Register bit HSIZE[2] (in view view:work.AHBMASTER_FIC(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
|
| 189 |
|
|
<font color=#A52A2A>@W:<a href="@W:MO161:@XP_HELP">MO161</a> : <a href="c:\actelprj\test79_ahbmaster\hdl\ahbmaster_fic.vhd:106:2:106:4:@W:MO161:@XP_MSG">ahbmaster_fic.vhd(106)</a><!@TM:1527947401> | Register bit HSIZE[1] (in view view:work.AHBMASTER_FIC(rtl)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.</font>
|
| 190 |
|
|
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\actelprj\test79_ahbmaster\hdl\ahbmaster_fic.vhd:106:2:106:4:@W:MO160:@XP_MSG">ahbmaster_fic.vhd(106)</a><!@TM:1527947401> | Register bit HSIZE[0] (in view view:work.AHBMASTER_FIC(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
|
| 191 |
|
|
|
| 192 |
|
|
Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 109MB)
|
| 193 |
|
|
|
| 194 |
|
|
|
| 195 |
|
|
Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 109MB)
|
| 196 |
|
|
|
| 197 |
|
|
|
| 198 |
|
|
Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 109MB)
|
| 199 |
|
|
|
| 200 |
|
|
|
| 201 |
|
|
Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 109MB)
|
| 202 |
|
|
|
| 203 |
|
|
|
| 204 |
|
|
Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 109MB)
|
| 205 |
|
|
|
| 206 |
|
|
|
| 207 |
|
|
Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 109MB)
|
| 208 |
|
|
|
| 209 |
|
|
|
| 210 |
|
|
Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 109MB)
|
| 211 |
|
|
|
| 212 |
|
|
|
| 213 |
|
|
Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 109MB)
|
| 214 |
|
|
|
| 215 |
|
|
|
| 216 |
|
|
Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)
|
| 217 |
|
|
|
| 218 |
|
|
|
| 219 |
|
|
High Fanout Net Report
|
| 220 |
|
|
**********************
|
| 221 |
|
|
|
| 222 |
|
|
Driver Instance / Pin Name Fanout, notes
|
| 223 |
|
|
-----------------------------------------------------------------------
|
| 224 |
|
|
un1_HWDATA_0_sqmuxa_0 / Y 32
|
| 225 |
|
|
HADDR_int_0_sqmuxa / Y 32
|
| 226 |
|
|
HWDATA_int_0_sqmuxa_1 / Y 32
|
| 227 |
|
|
DATAOUT_0_sqmuxa_i / Y 32
|
| 228 |
|
|
un1_ahb_fsm_current_state_12_i / Y 32
|
| 229 |
|
|
HWDATA_1_sqmuxa_0_a4 / Y 33
|
| 230 |
|
|
v2v_pr_0.HADDR_7_sn_i0_i_i / Y 33
|
| 231 |
|
|
HRESETn_pad / Y 108 : 106 asynchronous set/reset
|
| 232 |
|
|
=======================================================================
|
| 233 |
|
|
|
| 234 |
|
|
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1527947401> | Promoting Net HRESETn_c on CLKBUF HRESETn_pad
|
| 235 |
|
|
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1527947401> | Promoting Net HCLK_c on CLKBUF HCLK_pad
|
| 236 |
|
|
|
| 237 |
|
|
Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)
|
| 238 |
|
|
|
| 239 |
|
|
Replicating Combinational Instance v2v_pr_0.HADDR_7_sn_i0_i_i, fanout 33 segments 2
|
| 240 |
|
|
Replicating Combinational Instance HWDATA_1_sqmuxa_0_a4, fanout 34 segments 2
|
| 241 |
|
|
Replicating Combinational Instance un1_ahb_fsm_current_state_12_i, fanout 32 segments 2
|
| 242 |
|
|
Replicating Combinational Instance DATAOUT_0_sqmuxa_i, fanout 32 segments 2
|
| 243 |
|
|
Replicating Combinational Instance HWDATA_int_0_sqmuxa_1, fanout 32 segments 2
|
| 244 |
|
|
Replicating Combinational Instance HADDR_int_0_sqmuxa, fanout 32 segments 2
|
| 245 |
|
|
Replicating Combinational Instance un1_HWDATA_0_sqmuxa_0, fanout 32 segments 2
|
| 246 |
|
|
|
| 247 |
|
|
Added 0 Buffers
|
| 248 |
|
|
Added 7 Cells via replication
|
| 249 |
|
|
Added 0 Sequential Cells via replication
|
| 250 |
|
|
Added 7 Combinational Cells via replication
|
| 251 |
|
|
|
| 252 |
|
|
Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)
|
| 253 |
|
|
|
| 254 |
|
|
|
| 255 |
|
|
|
| 256 |
|
|
@S |Clock Optimization Summary
|
| 257 |
|
|
|
| 258 |
|
|
|
| 259 |
|
|
<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>
|
| 260 |
|
|
|
| 261 |
|
|
Clock optimization not enabled
|
| 262 |
|
|
1 non-gated/non-generated clock tree(s) driving 170 clock pin(s) of sequential element(s)
|
| 263 |
|
|
|
| 264 |
|
|
|
| 265 |
|
|
|
| 266 |
|
|
=========================== Non-Gated/Non-Generated Clocks ============================
|
| 267 |
|
|
Clock Tree ID Driving Element Drive Element Type Fanout Sample Instance
|
| 268 |
|
|
---------------------------------------------------------------------------------------
|
| 269 |
|
|
<a href="@|S:HCLK@|E:HADDR[0]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001 @XP_NAMES_BY_PROP">ClockId0001 </a> HCLK port 170 HADDR[0]
|
| 270 |
|
|
=======================================================================================
|
| 271 |
|
|
|
| 272 |
|
|
|
| 273 |
|
|
##### END OF CLOCK OPTIMIZATION REPORT ######]
|
| 274 |
|
|
|
| 275 |
|
|
|
| 276 |
|
|
Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)
|
| 277 |
|
|
|
| 278 |
|
|
Writing Analyst data base C:\Actelprj\test79_AHBmaster\synthesis\synwork\AHBMASTER_FIC_m.srm
|
| 279 |
|
|
|
| 280 |
|
|
Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)
|
| 281 |
|
|
|
| 282 |
|
|
Writing EDIF Netlist and constraint files
|
| 283 |
|
|
L-2016.09M-2
|
| 284 |
|
|
|
| 285 |
|
|
Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)
|
| 286 |
|
|
|
| 287 |
|
|
|
| 288 |
|
|
Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)
|
| 289 |
|
|
|
| 290 |
|
|
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1527947401> | Found inferred clock AHBMASTER_FIC|HCLK with period 10.00ns. Please declare a user-defined clock on object "p:HCLK"</font>
|
| 291 |
|
|
|
| 292 |
|
|
|
| 293 |
|
|
<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
|
| 294 |
|
|
# Timing Report written on Sat Jun 02 22:50:00 2018
|
| 295 |
|
|
#
|
| 296 |
|
|
|
| 297 |
|
|
|
| 298 |
|
|
Top view: AHBMASTER_FIC
|
| 299 |
|
|
Library name: PA3
|
| 300 |
|
|
Operating conditions: COMWCSTD ( T = 70.0, V = 1.42, P = 1.74, tree_type = balanced_tree )
|
| 301 |
|
|
Requested Frequency: 100.0 MHz
|
| 302 |
|
|
Wire load mode: top
|
| 303 |
|
|
Wire load model: proasic3
|
| 304 |
|
|
Paths requested: 5
|
| 305 |
|
|
Constraint File(s):
|
| 306 |
|
|
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1527947401> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
|
| 307 |
|
|
|
| 308 |
|
|
@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1527947401> | Clock constraints include only register-to-register paths associated with each individual clock.
|
| 309 |
|
|
|
| 310 |
|
|
|
| 311 |
|
|
|
| 312 |
|
|
<a name=performanceSummary10></a>Performance Summary</a>
|
| 313 |
|
|
*******************
|
| 314 |
|
|
|
| 315 |
|
|
|
| 316 |
|
|
Worst slack in design: 0.679
|
| 317 |
|
|
|
| 318 |
|
|
Requested Estimated Requested Estimated Clock Clock
|
| 319 |
|
|
Starting Clock Frequency Frequency Period Period Slack Type Group
|
| 320 |
|
|
-------------------------------------------------------------------------------------------------------------------------
|
| 321 |
|
|
AHBMASTER_FIC|HCLK 100.0 MHz 107.3 MHz 10.000 9.321 0.679 inferred Inferred_clkgroup_0
|
| 322 |
|
|
=========================================================================================================================
|
| 323 |
|
|
|
| 324 |
|
|
|
| 325 |
|
|
|
| 326 |
|
|
|
| 327 |
|
|
|
| 328 |
|
|
<a name=clockRelationships11></a>Clock Relationships</a>
|
| 329 |
|
|
*******************
|
| 330 |
|
|
|
| 331 |
|
|
Clocks | rise to rise | fall to fall | rise to fall | fall to rise
|
| 332 |
|
|
------------------------------------------------------------------------------------------------------------------------------
|
| 333 |
|
|
Starting Ending | constraint slack | constraint slack | constraint slack | constraint slack
|
| 334 |
|
|
------------------------------------------------------------------------------------------------------------------------------
|
| 335 |
|
|
AHBMASTER_FIC|HCLK AHBMASTER_FIC|HCLK | 10.000 0.679 | No paths - | No paths - | No paths -
|
| 336 |
|
|
==============================================================================================================================
|
| 337 |
|
|
Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
|
| 338 |
|
|
'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.
|
| 339 |
|
|
|
| 340 |
|
|
|
| 341 |
|
|
|
| 342 |
|
|
<a name=interfaceInfo12></a>Interface Information </a>
|
| 343 |
|
|
*********************
|
| 344 |
|
|
|
| 345 |
|
|
No IO constraint found
|
| 346 |
|
|
|
| 347 |
|
|
|
| 348 |
|
|
|
| 349 |
|
|
====================================
|
| 350 |
|
|
<a name=clockReport13></a>Detailed Report for Clock: AHBMASTER_FIC|HCLK</a>
|
| 351 |
|
|
====================================
|
| 352 |
|
|
|
| 353 |
|
|
|
| 354 |
|
|
|
| 355 |
|
|
<a name=startingSlack14></a>Starting Points with Worst Slack</a>
|
| 356 |
|
|
********************************
|
| 357 |
|
|
|
| 358 |
|
|
Starting Arrival
|
| 359 |
|
|
Instance Reference Type Pin Net Time Slack
|
| 360 |
|
|
Clock
|
| 361 |
|
|
---------------------------------------------------------------------------------------------------------------------
|
| 362 |
|
|
ahb_fsm_current_state[4] AHBMASTER_FIC|HCLK DFN1C0 Q ahb_fsm_current_state[4] 0.737 0.679
|
| 363 |
|
|
ahb_fsm_current_state[1] AHBMASTER_FIC|HCLK DFN1C0 Q ahb_fsm_current_state[1] 0.737 1.401
|
| 364 |
|
|
ahb_fsm_current_state[6] AHBMASTER_FIC|HCLK DFN1P0 Q ahb_fsm_current_state[6] 0.737 1.795
|
| 365 |
|
|
ahb_fsm_current_state[2] AHBMASTER_FIC|HCLK DFN1C0 Q ahb_fsm_current_state[2] 0.737 3.104
|
| 366 |
|
|
ahb_fsm_current_state[5] AHBMASTER_FIC|HCLK DFN1C0 Q ahb_fsm_current_state[5] 0.737 3.243
|
| 367 |
|
|
ahb_fsm_current_state[0] AHBMASTER_FIC|HCLK DFN1C0 Q ahb_fsm_current_state[0] 0.737 3.551
|
| 368 |
|
|
ahb_fsm_current_state[3] AHBMASTER_FIC|HCLK DFN1C0 Q ahb_fsm_current_state[3] 0.737 3.658
|
| 369 |
|
|
HADDR_int[0] AHBMASTER_FIC|HCLK DFN1E1 Q HADDR_int[0] 0.737 6.526
|
| 370 |
|
|
HADDR_int[1] AHBMASTER_FIC|HCLK DFN1E1 Q HADDR_int[1] 0.737 6.526
|
| 371 |
|
|
HADDR_int[2] AHBMASTER_FIC|HCLK DFN1E1 Q HADDR_int[2] 0.737 6.526
|
| 372 |
|
|
=====================================================================================================================
|
| 373 |
|
|
|
| 374 |
|
|
|
| 375 |
|
|
<a name=endingSlack15></a>Ending Points with Worst Slack</a>
|
| 376 |
|
|
******************************
|
| 377 |
|
|
|
| 378 |
|
|
Starting Required
|
| 379 |
|
|
Instance Reference Type Pin Net Time Slack
|
| 380 |
|
|
Clock
|
| 381 |
|
|
------------------------------------------------------------------------------------------------------
|
| 382 |
|
|
HADDR[10] AHBMASTER_FIC|HCLK DFN1E0C0 D v2v_pr_0\.HADDR_7[10] 9.461 0.679
|
| 383 |
|
|
HADDR[11] AHBMASTER_FIC|HCLK DFN1E0C0 D v2v_pr_0\.HADDR_7[11] 9.461 0.679
|
| 384 |
|
|
HADDR[12] AHBMASTER_FIC|HCLK DFN1E0C0 D v2v_pr_0\.HADDR_7[12] 9.461 0.679
|
| 385 |
|
|
HADDR[13] AHBMASTER_FIC|HCLK DFN1E0C0 D v2v_pr_0\.HADDR_7[13] 9.461 0.679
|
| 386 |
|
|
HADDR[14] AHBMASTER_FIC|HCLK DFN1E0C0 D v2v_pr_0\.HADDR_7[14] 9.461 0.679
|
| 387 |
|
|
HADDR[15] AHBMASTER_FIC|HCLK DFN1E0C0 D v2v_pr_0\.HADDR_7[15] 9.461 0.679
|
| 388 |
|
|
HADDR[16] AHBMASTER_FIC|HCLK DFN1E0C0 D v2v_pr_0\.HADDR_7[16] 9.461 0.679
|
| 389 |
|
|
HADDR[17] AHBMASTER_FIC|HCLK DFN1E0C0 D v2v_pr_0\.HADDR_7[17] 9.461 0.679
|
| 390 |
|
|
HADDR[18] AHBMASTER_FIC|HCLK DFN1E0C0 D v2v_pr_0\.HADDR_7[18] 9.461 0.679
|
| 391 |
|
|
HADDR[19] AHBMASTER_FIC|HCLK DFN1E0C0 D v2v_pr_0\.HADDR_7[19] 9.461 0.679
|
| 392 |
|
|
======================================================================================================
|
| 393 |
|
|
|
| 394 |
|
|
|
| 395 |
|
|
|
| 396 |
|
|
<a name=worstPaths16></a>Worst Path Information</a>
|
| 397 |
|
|
<a href="C:\Actelprj\test79_AHBmaster\synthesis\AHBMASTER_FIC.srr:srsfC:\Actelprj\test79_AHBmaster\synthesis\AHBMASTER_FIC.srs:fp:22948:24160:@XP_NAMES_GATE">View Worst Path in Analyst</a>
|
| 398 |
|
|
***********************
|
| 399 |
|
|
|
| 400 |
|
|
|
| 401 |
|
|
Path information for path number 1:
|
| 402 |
|
|
Requested Period: 10.000
|
| 403 |
|
|
- Setup time: 0.539
|
| 404 |
|
|
+ Clock delay at ending point: 0.000 (ideal)
|
| 405 |
|
|
= Required time: 9.461
|
| 406 |
|
|
|
| 407 |
|
|
- Propagation time: 8.782
|
| 408 |
|
|
- Clock delay at starting point: 0.000 (ideal)
|
| 409 |
|
|
= Slack (critical) : 0.679
|
| 410 |
|
|
|
| 411 |
|
|
Number of logic level(s): 3
|
| 412 |
|
|
Starting point: ahb_fsm_current_state[4] / Q
|
| 413 |
|
|
Ending point: HADDR[10] / D
|
| 414 |
|
|
The start point is clocked by AHBMASTER_FIC|HCLK [rising] on pin CLK
|
| 415 |
|
|
The end point is clocked by AHBMASTER_FIC|HCLK [rising] on pin CLK
|
| 416 |
|
|
|
| 417 |
|
|
Instance / Net Pin Pin Arrival No. of
|
| 418 |
|
|
Name Type Name Dir Delay Time Fan Out(s)
|
| 419 |
|
|
---------------------------------------------------------------------------------------------------
|
| 420 |
|
|
ahb_fsm_current_state[4] DFN1C0 Q Out 0.737 0.737 -
|
| 421 |
|
|
ahb_fsm_current_state[4] Net - - 1.639 - 8
|
| 422 |
|
|
ahb_fsm_current_state_RNIFVDD[4] NOR2B A In - 2.376 -
|
| 423 |
|
|
ahb_fsm_current_state_RNIFVDD[4] NOR2B Y Out 0.514 2.890 -
|
| 424 |
|
|
HWDATA_1_sqmuxa_0 Net - - 2.218 - 17
|
| 425 |
|
|
v2v_pr_0\.HADDR_7_sn_i0_i_i_0 NOR2 B In - 5.108 -
|
| 426 |
|
|
v2v_pr_0\.HADDR_7_sn_i0_i_i_0 NOR2 Y Out 0.646 5.754 -
|
| 427 |
|
|
N_348_0 Net - - 2.218 - 17
|
| 428 |
|
|
v2v_pr_0\.HADDR_7[10] NOR2B A In - 7.972 -
|
| 429 |
|
|
v2v_pr_0\.HADDR_7[10] NOR2B Y Out 0.488 8.460 -
|
| 430 |
|
|
v2v_pr_0\.HADDR_7[10] Net - - 0.322 - 1
|
| 431 |
|
|
HADDR[10] DFN1E0C0 D In - 8.782 -
|
| 432 |
|
|
===================================================================================================
|
| 433 |
|
|
Total path delay (propagation time + setup) of 9.321 is 2.925(31.4%) logic and 6.396(68.6%) route.
|
| 434 |
|
|
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
|
| 435 |
|
|
|
| 436 |
|
|
|
| 437 |
|
|
|
| 438 |
|
|
##### END OF TIMING REPORT #####]
|
| 439 |
|
|
|
| 440 |
|
|
Timing exceptions that could not be applied
|
| 441 |
|
|
None
|
| 442 |
|
|
|
| 443 |
|
|
Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)
|
| 444 |
|
|
|
| 445 |
|
|
|
| 446 |
|
|
Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)
|
| 447 |
|
|
|
| 448 |
|
|
--------------------------------------------------------------------------------
|
| 449 |
|
|
Target Part: A3PN250_VQFP100_STD
|
| 450 |
|
|
<a name=cellReport17></a>Report for cell AHBMASTER_FIC.rtl</a>
|
| 451 |
|
|
Core Cell usage:
|
| 452 |
|
|
cell count area count*area
|
| 453 |
|
|
AO1A 6 1.0 6.0
|
| 454 |
|
|
GND 1 0.0 0.0
|
| 455 |
|
|
MX2 33 1.0 33.0
|
| 456 |
|
|
NOR2 3 1.0 3.0
|
| 457 |
|
|
NOR2A 1 1.0 1.0
|
| 458 |
|
|
NOR2B 36 1.0 36.0
|
| 459 |
|
|
NOR3 1 1.0 1.0
|
| 460 |
|
|
NOR3A 1 1.0 1.0
|
| 461 |
|
|
NOR3B 1 1.0 1.0
|
| 462 |
|
|
NOR3C 4 1.0 4.0
|
| 463 |
|
|
OA1B 1 1.0 1.0
|
| 464 |
|
|
OAI1 1 1.0 1.0
|
| 465 |
|
|
OR2 6 1.0 6.0
|
| 466 |
|
|
OR2B 2 1.0 2.0
|
| 467 |
|
|
OR3 2 1.0 2.0
|
| 468 |
|
|
VCC 1 0.0 0.0
|
| 469 |
|
|
|
| 470 |
|
|
|
| 471 |
|
|
DFN1C0 6 1.0 6.0
|
| 472 |
|
|
DFN1E0C0 67 1.0 67.0
|
| 473 |
|
|
DFN1E1 64 1.0 64.0
|
| 474 |
|
|
DFN1E1C0 32 1.0 32.0
|
| 475 |
|
|
DFN1P0 1 1.0 1.0
|
| 476 |
|
|
----- ----------
|
| 477 |
|
|
TOTAL 270 268.0
|
| 478 |
|
|
|
| 479 |
|
|
|
| 480 |
|
|
IO Cell usage:
|
| 481 |
|
|
cell count
|
| 482 |
|
|
CLKBUF 2
|
| 483 |
|
|
INBUF 101
|
| 484 |
|
|
OUTBUF 112
|
| 485 |
|
|
-----
|
| 486 |
|
|
TOTAL 215
|
| 487 |
|
|
|
| 488 |
|
|
|
| 489 |
|
|
Core Cells : 268 of 6144 (4%)
|
| 490 |
|
|
IO Cells : 215
|
| 491 |
|
|
|
| 492 |
|
|
RAM/ROM Usage Summary
|
| 493 |
|
|
Block Rams : 0 of 8 (0%)
|
| 494 |
|
|
|
| 495 |
|
|
Mapper successful!
|
| 496 |
|
|
|
| 497 |
|
|
At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 24MB peak: 110MB)
|
| 498 |
|
|
|
| 499 |
|
|
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
|
| 500 |
|
|
# Sat Jun 02 22:50:01 2018
|
| 501 |
|
|
|
| 502 |
|
|
###########################################################]
|
| 503 |
|
|
|
| 504 |
|
|
</pre></samp></body></html>
|
