OpenCores
URL https://opencores.org/ocsvn/alu_with_selectable_inputs_and_outputs/alu_with_selectable_inputs_and_outputs/trunk

Subversion Repositories alu_with_selectable_inputs_and_outputs

[/] [alu_with_selectable_inputs_and_outputs/] [trunk/] [run/] [improved_test.log] - Blame information for rev 4

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dragos_don
 
2
Executing 'make TEST_TYPE=improved_test.v >> improved_test.log 2>&1'
3
 
4
v ../rtl/dut.v ../rtl/selector.v ../rtl/alu.v ../rtl/dmux.v ../verif_env/bfms/clk_gen.v ../verif_env/bfms/res_bfm.v ../verif_env/bfms/data_in_bfm.v ../verif_env/monitors/clk_monitor.v ../verif_env/monitors/res_monitor.v ../verif_env/monitors/stb_monitor.v ../verif_env/monitors/sel_monitor.v ../verif_env/monitors/data_valid_in_monitor.v ../verif_env/monitors/data_in_monitor.v ../verif_env/monitors/data_out_monitor.v ../verif_env/monitors/parity_monitor.v ../verif_env/monitors/valid_monitor.v ../verif_env/collectors/input_collector.v ../verif_env/collectors/output_collector.v ../verif_env/checker/checker.v ../tests/improved_test.v
5
 
6
Compiling source file "../rtl/dut.v"
7
Compiling source file "../rtl/selector.v"
8
Compiling source file "../rtl/alu.v"
9
Compiling source file "../rtl/dmux.v"
10
Compiling source file "../verif_env/bfms/clk_gen.v"
11
Compiling source file "../verif_env/bfms/res_bfm.v"
12
Compiling source file "../verif_env/bfms/data_in_bfm.v"
13
Compiling source file "../verif_env/monitors/clk_monitor.v"
14
Compiling source file "../verif_env/monitors/res_monitor.v"
15
Compiling source file "../verif_env/monitors/stb_monitor.v"
16
Compiling source file "../verif_env/monitors/sel_monitor.v"
17
Compiling source file "../verif_env/monitors/data_valid_in_monitor.v"
18
Compiling source file "../verif_env/monitors/data_in_monitor.v"
19
Compiling source file "../verif_env/monitors/data_out_monitor.v"
20
Compiling source file "../verif_env/monitors/parity_monitor.v"
21
Compiling source file "../verif_env/monitors/valid_monitor.v"
22
Compiling source file "../verif_env/collectors/input_collector.v"
23
Compiling source file "../verif_env/collectors/output_collector.v"
24
Compiling source file "../verif_env/checker/checker.v"
25
Compiling source file "../tests/improved_test.v"
26
Highest level modules:
27
proj_improved_test
28
 
29
Transaction no: 0
30
OPERATION {} (Concatenation): alu_memory[0]=00001101, alu_memory[1]=10001101, alu_result=0000110110001101
31
Transaction no: 1
32
Relational operator
33
OPERATION < (Less than): alu_memory[0]=01110110, alu_memory[1]=00111101, alu_result=0000000000000000
34
Transaction no: 2
35
Relational operator
36
OPERATION < (Less than): alu_memory[0]=11000101, alu_memory[1]=10101010, alu_result=0000000000000000
37
Transaction no: 3
38
Reduction operator
39
OPERATION ^~ (Reduction xnor (1st operator symbol)): alu_memory[0]=11110010, alu_result=0000000000000000
40
Transaction no: 4
41
Replication operator
42
OPERATION { { } } (Replication): alu_memory[0]=10111101 - replicated twice: alu_result=1011110110111101
43
Transaction no: 5
44
Conditional operator
45
OPERATION ?: (Conditional): alu_memory[0]=10000000, alu_memory[1]=00100000, alu_memory[2]=10101010, alu_result=0000000000100000
46
Transaction no: 6
47
Relational operator
48
OPERATION <= (Less than or equal): alu_memory[0]=01010011, alu_memory[1]=01101011, alu_result=0000000000000001
49
Transaction no: 7
50
Replication operator
51
OPERATION { { } } (Replication): alu_memory[0]=11001111 - replicated twice: alu_result=1100111111001111
52
Transaction no: 8
53
Arithmetic operator
54
OPERATION / (Divide): alu_memory[0]=11110010, alu_memory[1]=10001010, alu_result=0000000000000001
55
Transaction no: 9
56
Bitwise operator
57
OPERATION | (Bitwise or): alu_memory[0]=11101011, alu_memory[1]=10110110, alu_result=0000000011111111
58
L167 "../verif_env/bfms/data_in_bfm.v": $finish at simulation time 730

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.