OpenCores
URL https://opencores.org/ocsvn/am9080_cpu_based_on_microcoded_am29xx_bit-slices/am9080_cpu_based_on_microcoded_am29xx_bit-slices/trunk

Subversion Repositories am9080_cpu_based_on_microcoded_am29xx_bit-slices

[/] [am9080_cpu_based_on_microcoded_am29xx_bit-slices/] [trunk/] [baseboard.ucf] - Blame information for rev 6

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 6 zpekic
#      __  ____                 _   __
2
#    /  |/  (_)_____________  / | / /___ _   ______ _
3
#   / /|_/ / / ___/ ___/ __ \/  |/ / __ \ | / / __ `/
4
#  / /  / / / /__/ /  / /_/ / /|  / /_/ / |/ / /_/ /
5
# /_/  /_/_/\___/_/   \____/_/ |_/\____/|___/\__,_/
6
#
7
# Mercury BASEBOARD User Constraints File
8
# Revision 1.0.0 (03/25/2015)
9
# Copyright (c) 2015 MicroNova, LLC
10
# www.micro-nova.com
11
 
12
# system oscillators
13
NET "EXT_CLK"   LOC = "P44" | IOSTANDARD = LVTTL ;
14
NET "CLK"       LOC = "P43" | IOSTANDARD = LVTTL ;
15
NET "CLK"       TNM_NET = "CLK";
16
TIMESPEC        "TS_CLK" = PERIOD "CLK" 20 ns HIGH 50 %;
17
 
18
# PS/2
19
NET "PS2_DATA"  LOC = "P13" | IOSTANDARD = LVTTL ;
20
NET "PS2_CLK"   LOC = "P15" | IOSTANDARD = LVTTL ;
21
 
22
# Buttons
23
NET "USR_BTN"   LOC = "P41" | IOSTANDARD = LVTTL ;
24
NET "BTN<0>"       LOC = "P68" | IOSTANDARD = LVTTL ;
25
NET "BTN<1>"       LOC = "P97" | IOSTANDARD = LVTTL ;
26
NET "BTN<2>"       LOC = "P7"  | IOSTANDARD = LVTTL ;
27
NET "BTN<3>"       LOC = "P82" | IOSTANDARD = LVTTL ;
28
 
29
# VGA
30
NET "RED<0>"       LOC = "P20" | IOSTANDARD = LVTTL ;
31
NET "RED<1>"       LOC = "P32" | IOSTANDARD = LVTTL ;
32
NET "RED<2>"       LOC = "P33" | IOSTANDARD = LVTTL ;
33
NET "GRN<0>"       LOC = "P34" | IOSTANDARD = LVTTL ;
34
NET "GRN<1>"       LOC = "P35" | IOSTANDARD = LVTTL ;
35
NET "GRN<2>"       LOC = "P36" | IOSTANDARD = LVTTL ;
36
NET "BLU<0>"       LOC = "P37" | IOSTANDARD = LVTTL ;
37
NET "BLU<1>"       LOC = "P40" | IOSTANDARD = LVTTL ;
38
NET "HSYNC"     LOC = "P16" | IOSTANDARD = LVTTL ;
39
NET "VSYNC"     LOC = "P19" | IOSTANDARD = LVTTL ;
40
 
41
# SWITCHES
42
NET "SW<0>"        LOC = "P59" | IOSTANDARD = LVTTL ;
43
NET "SW<1>"     LOC = "P60" | IOSTANDARD = LVTTL ;
44
NET "SW<2>"     LOC = "P61" | IOSTANDARD = LVTTL ;
45
NET "SW<3>"     LOC = "P62" | IOSTANDARD = LVTTL ;
46
NET "SW<4>"     LOC = "P64" | IOSTANDARD = LVTTL ;
47
NET "SW<5>"     LOC = "P57" | IOSTANDARD = LVTTL ;
48
NET "SW<6>"     LOC = "P56" | IOSTANDARD = LVTTL ;
49
NET "SW<7>"     LOC = "P52" | IOSTANDARD = LVTTL ;
50
 
51
# 7 SEG
52
NET "AN<0>"      LOC = "P50" | IOSTANDARD = LVTTL ;
53
NET "AN<1>"      LOC = "P49" | IOSTANDARD = LVTTL ;
54
NET "AN<2>"      LOC = "P85" | IOSTANDARD = LVTTL ;
55
NET "AN<3>"      LOC = "P84" | IOSTANDARD = LVTTL ;
56
NET "A_TO_G<0>"  LOC = "P72" | IOSTANDARD = LVTTL ;
57
NET "A_TO_G<1>"  LOC = "P71" | IOSTANDARD = LVTTL ;
58
NET "A_TO_G<2>"  LOC = "P70" | IOSTANDARD = LVTTL ;
59
NET "A_TO_G<3>"  LOC = "P65" | IOSTANDARD = LVTTL ;
60
NET "A_TO_G<4>"  LOC = "P77" | IOSTANDARD = LVTTL ;
61
NET "A_TO_G<5>"  LOC = "P78" | IOSTANDARD = LVTTL ;
62
NET "A_TO_G<6>"  LOC = "P83" | IOSTANDARD = LVTTL ;
63
NET "DOT"        LOC = "P73" | IOSTANDARD = LVTTL ;
64
 
65
# PMOD
66
NET "PMOD<0>"   LOC = "P5"  | IOSTANDARD = LVTTL ;
67
NET "PMOD<1>"   LOC = "P4"  | IOSTANDARD = LVTTL ;
68
NET "PMOD<2>"   LOC = "P6"  | IOSTANDARD = LVTTL ;
69
NET "PMOD<3>"   LOC = "P98" | IOSTANDARD = LVTTL ;
70
NET "PMOD<4>"   LOC = "P94" | IOSTANDARD = LVTTL ;
71
NET "PMOD<5>"   LOC = "P93" | IOSTANDARD = LVTTL ;
72
NET "PMOD<6>"   LOC = "P90" | IOSTANDARD = LVTTL ;
73
NET "PMOD<7>"   LOC = "P89" | IOSTANDARD = LVTTL ;
74
 
75
# AUDIO OUT
76
NET "AUDIO_OUT_R" LOC = "P88" | IOSTANDARD = LVTTL ;
77
NET "AUDIO_OUT_L" LOC = "P86" | IOSTANDARD = LVTTL ;
78
 
79
# memory & bus-switch
80
NET "SWITCH_OEN" LOC = "P3"  | IOSTANDARD = LVTTL ;
81
NET "MEMORY_OEN" LOC = "P30" | IOSTANDARD = LVTTL ;
82
 
83
# flash/usb interface
84
NET "FPGA_CSN"   LOC = "P39" | IOSTANDARD = LVTTL ;
85
NET "FLASH_CSN"  LOC = "P27" | IOSTANDARD = LVTTL ;
86
NET "SPI_MOSI" LOC = "P46" | IOSTANDARD = LVTTL ;
87
NET "SPI_MISO" LOC = "P51" | IOSTANDARD = LVTTL ;
88
NET "SPI_SCK"  LOC = "P53" | IOSTANDARD = LVTTL ;
89
 
90
# ADC interface
91
NET "ADC_MISO"  LOC = "P21" | IOSTANDARD = LVTTL ;
92
NET "ADC_MOSI"  LOC = "P10" | IOSTANDARD = LVTTL ;
93
NET "ADC_SCK"   LOC = "P9"  | IOSTANDARD = LVTTL ;
94
NET "ADC_CSN"   LOC = "P12" | IOSTANDARD = LVTTL ;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.