URL https://opencores.org/ocsvn/am9080_cpu_based_on_microcoded_am29xx_bit-slices/am9080_cpu_based_on_microcoded_am29xx_bit-slices/trunk

Subversion Repositories am9080_cpu_based_on_microcoded_am29xx_bit-slices

[/] [am9080_cpu_based_on_microcoded_am29xx_bit-slices/] [trunk/] [ipcore_dir/] [_xmsgs/] [cg.xmsgs] - Blame information for rev 6

Details | Compare with Previous | View Log





Generating IP...

 
A core named 'ram4kx8' already exists in the project. Output products for this core may be overwritten.

 
A core named 'ram4kx8' already exists in the project. Output products for this core may be overwritten.

 
Pre-processing HDL files for 'ram4kx8'...

 
Overwriting existing file C:/Users/zoltanp/Documents/HexCalc/Sys9080/ipcore_dir/tmp/_cg/ram4kx8/doc/blk_mem_gen_v7_3_vinfo.html with file from view xilinx_documentation

 
Finished generation of ASY schematic symbol.

 
Finished FLIST file generation.

 

 

Line No.	Rev	Author	Line
1	6	zpekic
2
7
8			`Generating IP...`
9
10
11			`A core named 'ram4kx8' already exists in the project. Output products for this core may be overwritten.`
12
13
14			`A core named 'ram4kx8' already exists in the project. Output products for this core may be overwritten.`
15
16
17			`Pre-processing HDL files for 'ram4kx8'...`
18
19
20			`Overwriting existing file C:/Users/zoltanp/Documents/HexCalc/Sys9080/ipcore_dir/tmp/_cg/ram4kx8/doc/blk_mem_gen_v7_3_vinfo.html with file from view xilinx_documentation`
21
22
23			`Finished generation of ASY schematic symbol.`
24
25
26			`Finished FLIST file generation.`
27
28
29
30

Browse

Tools

Subversion Repositories am9080_cpu_based_on_microcoded_am29xx_bit-slices

[/] [am9080_cpu_based_on_microcoded_am29xx_bit-slices/] [trunk/] [ipcore_dir/] [_xmsgs/] [cg.xmsgs] - Blame information for rev 6