URL https://opencores.org/ocsvn/am9080_cpu_based_on_microcoded_am29xx_bit-slices/am9080_cpu_based_on_microcoded_am29xx_bit-slices/trunk

Subversion Repositories am9080_cpu_based_on_microcoded_am29xx_bit-slices

[/] [am9080_cpu_based_on_microcoded_am29xx_bit-slices/] [trunk/] [ipcore_dir/] [coregen.cgp] - Blame information for rev 6

Details | Compare with Previous | View Log


SET busformat = BusFormatAngleBracketNotRipped
SET designentry = VHDL
SET device = xc3s200a
SET devicefamily = spartan3a
SET flowvendor = Other
SET package = vq100
SET speedgrade = -4
SET verilogsim = false
SET vhdlsim = true

Line No.	Rev	Author	Line
1	6	zpekic	`SET busformat = BusFormatAngleBracketNotRipped`
2			`SET designentry = VHDL`
3			`SET device = xc3s200a`
4			`SET devicefamily = spartan3a`
5			`SET flowvendor = Other`
6			`SET package = vq100`
7			`SET speedgrade = -4`
8			`SET verilogsim = false`
9			`SET vhdlsim = true`

Browse

Tools

Subversion Repositories am9080_cpu_based_on_microcoded_am29xx_bit-slices

[/] [am9080_cpu_based_on_microcoded_am29xx_bit-slices/] [trunk/] [ipcore_dir/] [coregen.cgp] - Blame information for rev 6