OpenCores
URL https://opencores.org/ocsvn/am9080_cpu_based_on_microcoded_am29xx_bit-slices/am9080_cpu_based_on_microcoded_am29xx_bit-slices/trunk

Subversion Repositories am9080_cpu_based_on_microcoded_am29xx_bit-slices

[/] [am9080_cpu_based_on_microcoded_am29xx_bit-slices/] [trunk/] [ipcore_dir/] [ram4kx8/] [simulation/] [timing/] [wave_ncsim.sv] - Blame information for rev 6

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 6 zpekic 
 
2 
 
3 
 
4 
 
5 
 
6 
 
7 
 
8 
 
9 
window new WaveWindow  -name  "Waves for BMG Example Design"
10 
waveform  using  "Waves for BMG Example Design"
11 
 
12 
 
13 
      waveform add -signals /ram4kx8_tb/status
14 
      waveform add -signals /ram4kx8_tb/ram4kx8_synth_inst/bmg_port/CLKA
15 
      waveform add -signals /ram4kx8_tb/ram4kx8_synth_inst/bmg_port/ADDRA
16 
      waveform add -signals /ram4kx8_tb/ram4kx8_synth_inst/bmg_port/DINA
17 
      waveform add -signals /ram4kx8_tb/ram4kx8_synth_inst/bmg_port/WEA
18 
      waveform add -signals /ram4kx8_tb/ram4kx8_synth_inst/bmg_port/ENA
19 
      waveform add -signals /ram4kx8_tb/ram4kx8_synth_inst/bmg_port/DOUTA
20 
console submit -using simulator -wait no "run"

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.