OpenCores
URL https://opencores.org/ocsvn/am9080_cpu_based_on_microcoded_am29xx_bit-slices/am9080_cpu_based_on_microcoded_am29xx_bit-slices/trunk

Subversion Repositories am9080_cpu_based_on_microcoded_am29xx_bit-slices

[/] [am9080_cpu_based_on_microcoded_am29xx_bit-slices/] [trunk/] [prog/] [zout/] [test.lst] - Blame information for rev 3

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 3 zpekic
   1:     -     0000            switch_lsb      .equ 0x0 ;port 0 when reading
2
   2:     -     0001            switch_msb      .equ 0x1 ;port 1 when reading
3
   3:     -     0000            leds_lsb        .equ 0x0 ;port 0 when writing
4
   4:     -     0001            leds_msb        .equ 0x1 ;port 1 when writing
5
   5:
6
   6:     -     0000                            .org 0x0
7
   7:    0+4    0000  F3                        di
8
   8:    4+10   0001  DB00      loop:           in switch_lsb
9
   9:   14+5    0003  3C                        inr a
10
  10:   19+10   0004  D300                      out leds_lsb
11
  11:   29+10   0006  DB01                      in switch_msb
12
  12:   39+4    0008  AF                        xra a
13
  13:   43+10   0009  D301                      out leds_msb
14
  14:   53+10   000B  CA0100                    jz loop
15
  15:   63+7    000E  76                        hlt
16
  16:
17
  17:
18
 
19
 
20
 
21
Statistics:
22
 
23
     4  passes
24
 
25
     5  symbols
26
    15  bytes
27
 
28
 
29
 
30
Symbol Table:
31
 
32
leds_lsb       =   0
33
leds_msb       =   1
34
loop               1
35
switch_lsb     =   0
36
switch_msb     =   1
37
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.