URL https://opencores.org/ocsvn/amber/amber/trunk

Subversion Repositories amber

[/] [amber/] [trunk/] [hw/] [tests/] [ldm1.S] - Blame information for rev 72

Go to most recent revision | Details | Compare with Previous | View Log


/*****************************************************************
//                                                              //
//  Amber 2 Core Instruction Test                               //
//                                                              //
//  This file is part of the Amber project                      //
//  http://www.opencores.org/project,amber                      //
//                                                              //
//  Description                                                 //
//  Tests the standard form of ldm.                             //
//                                                              //
//  Author(s):                                                  //
//      - Conor Santifort, csantifort.amber@gmail.com           //
//                                                              //
//////////////////////////////////////////////////////////////////
//                                                              //
// Copyright (C) 2010 Authors and OPENCORES.ORG                 //
//                                                              //
// This source file may be used and distributed without         //
// restriction provided that this copyright statement is not    //
// removed from the file and that any derivative work contains  //
// the original copyright notice and the associated disclaimer. //
//                                                              //
// This source file is free software; you can redistribute it   //
// and/or modify it under the terms of the GNU Lesser General   //
// Public License as published by the Free Software Foundation; //
// either version 2.1 of the License, or (at your option) any   //
// later version.                                               //
//                                                              //
// This source is distributed in the hope that it will be       //
// useful, but WITHOUT ANY WARRANTY; without even the implied   //
// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      //
// PURPOSE.  See the GNU Lesser General Public License for more //
// details.                                                     //
//                                                              //
// You should have received a copy of the GNU Lesser General    //
// Public License along with this source; if not, download it   //
// from http://www.opencores.org/lgpl.shtml                     //
//                                                              //
*****************************************************************/
 
#include "amber_registers.h"
 
        .section .text
        .globl  main
main:
 
@ ------------------------------------------
@ 1. ldmda   r14!, {r0-r12}
@ ------------------------------------------
 
        ldr     r14, StaticEnd
        ldmda   r14!, {r0-r12}
 
        @ check that the base register, r14 was correctly updated
        ldr     r13, StaticEnd
        sub     r13, r13, #52 @ 13 x 4
        cmp     r13, r14
        movne   r10, #10
        bne     testfail
 
        @check the values loaded into r0 to r12
        @r0
        mov     r13, #0x05
        cmp     r13, r0
        movne   r10, #20
        bne     testfail
        @r1
        mov     r13, #0x06
        cmp     r13, r1
        movne   r10, #30
        bne     testfail
        @r2
        mov     r13, #0x07
        cmp     r13, r2
        movne   r10, #40
        bne     testfail
        @r3
        mov     r13, #0x08
        cmp     r13, r3
        movne   r10, #50
        bne     testfail
        @r4
        mov     r13, #0x09
        cmp     r13, r4
        movne   r10, #60
        bne     testfail
        @r5
        mov     r13, #0x0a
        cmp     r13, r5
        movne   r10, #70
        bne     testfail
        @r6
        mov     r13, #0x0b
        cmp     r13, r6
        movne   r10, #80
        bne     testfail
        @r7
        mov     r13, #0x0c
        cmp     r13, r7
        movne   r10, #90
        bne     testfail
        @r8
        mov     r13, #0x0d
        cmp     r13, r8
        movne   r10, #100
        bne     testfail
        @r9
        mov     r13, #0x0e
        cmp     r13, r9
        movne   r10, #110
        bne     testfail
        @r10
        mov     r13, #0x0f
        cmp     r13, r10
        movne   r10, #120
        bne     testfail
        @r11
        mov     r13, #0x10
        cmp     r13, r11
        movne   r10, #130
        bne     testfail
        @r12
        mov     r13, #0x11
        cmp     r13, r12
        movne   r10, #140
        bne     testfail
 
 
@ ------------------------------------------
@ 2. ldmia   r0, {pc}
@ Test loading the pc
@ ------------------------------------------
 
        ldr     r0, StoreBase
        ldr     r1, =jump2
        str     r1, [r0]
        ldmia   r0, {pc}    @ causes a jump to 'jump2'
 
        @ these should never be executed
        b       testfail
        b       testfail
        b       testfail
        b       testfail
 
jump2:  b       start3
 
 
@ ------------------------------------------
@ 2. ldmia   r0, {r5, pc}
@ Test loading the pc, as part of a group
@ ------------------------------------------
 
start3:
        ldr     r0, StoreBase
        mov     r1, #17
        str     r1, [r0], #4
        ldr     r1, =jump3
        str     r1, [r0]
 
        ldr     r0, StoreBase
        ldmia   r0, {r5, pc}    @ causes a jump to 'jump2'
 
        @ these should never be executed
        b       testfail
        b       testfail
        b       testfail
        b       testfail
 
        @ Check that r5 was loaded with the correct value
jump3:  mov     r7, #17
        cmp     r5, r7
        movne   r10, #200
        bne     testfail
 
 
@ ------------------------------------------
@ ------------------------------------------
 
        b       testpass
 
 
testfail:
        ldr     r11, AdrTestStatus
        str     r10, [r11]
        b       testfail
 
testpass:
        ldr     r11, AdrTestStatus
        mov     r10, #17
        str     r10, [r11]
        b       testpass
 
 
/* Write 17 to this address to generate a Test Passed message */
AdrTestStatus:  .word  ADR_AMBER_TEST_STATUS
StoreBase:      .word  0x800
StaticBase:     .word  Data1
StaticEnd:      .word  Data18
 
Data1:          .word  0x00
                .word  0x01
                .word  0x02
                .word  0x03
                .word  0x04
                .word  0x05
                .word  0x06
                .word  0x07
                .word  0x08
                .word  0x09
                .word  0x0a
                .word  0x0b
                .word  0x0c
                .word  0x0d
                .word  0x0e
                .word  0x0f
                .word  0x10
Data18:         .word  0x11
 
/* ========================================================================= */
/* ========================================================================= */
 
 

Browse

Tools

Subversion Repositories amber

[/] [amber/] [trunk/] [hw/] [tests/] [ldm1.S] - Blame information for rev 72

Line No.	Rev	Author	Line
1	2	csantifort	`/*****************************************************************`
2			`// //`
3			`// Amber 2 Core Instruction Test //`
4			`// //`
5			`// This file is part of the Amber project //`
6			`// http://www.opencores.org/project,amber //`
7			`// //`
8			`// Description //`
9			`// Tests the standard form of ldm. //`
10			`// //`
11			`// Author(s): //`
12			`// - Conor Santifort, csantifort.amber@gmail.com //`
13			`// //`
14			`//////////////////////////////////////////////////////////////////`
15			`// //`
16			`// Copyright (C) 2010 Authors and OPENCORES.ORG //`
17			`// //`
18			`// This source file may be used and distributed without //`
19			`// restriction provided that this copyright statement is not //`
20			`// removed from the file and that any derivative work contains //`
21			`// the original copyright notice and the associated disclaimer. //`
22			`// //`
23			`// This source file is free software; you can redistribute it //`
24			`// and/or modify it under the terms of the GNU Lesser General //`
25			`// Public License as published by the Free Software Foundation; //`
26			`// either version 2.1 of the License, or (at your option) any //`
27			`// later version. //`
28			`// //`
29			`// This source is distributed in the hope that it will be //`
30			`// useful, but WITHOUT ANY WARRANTY; without even the implied //`
31			`// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR //`
32			`// PURPOSE. See the GNU Lesser General Public License for more //`
33			`// details. //`
34			`// //`
35			`// You should have received a copy of the GNU Lesser General //`
36			`// Public License along with this source; if not, download it //`
37			`// from http://www.opencores.org/lgpl.shtml //`
38			`// //`
39			`*****************************************************************/`
40
41			`#include "amber_registers.h"`
42
43			`.section .text`
44			`.globl main`
45			`main:`
46
47			`@ ------------------------------------------`
48			`@ 1. ldmda r14!, {r0-r12}`
49			`@ ------------------------------------------`
50
51			`ldr r14, StaticEnd`
52			`ldmda r14!, {r0-r12}`
53
54			`@ check that the base register, r14 was correctly updated`
55			`ldr r13, StaticEnd`
56			`sub r13, r13, #52 @ 13 x 4`
57			`cmp r13, r14`
58			`movne r10, #10`
59			`bne testfail`
60
61			`@check the values loaded into r0 to r12`
62			`@r0`
63			`mov r13, #0x05`
64			`cmp r13, r0`
65			`movne r10, #20`
66			`bne testfail`
67			`@r1`
68			`mov r13, #0x06`
69			`cmp r13, r1`
70			`movne r10, #30`
71			`bne testfail`
72			`@r2`
73			`mov r13, #0x07`
74			`cmp r13, r2`
75			`movne r10, #40`
76			`bne testfail`
77			`@r3`
78			`mov r13, #0x08`
79			`cmp r13, r3`
80			`movne r10, #50`
81			`bne testfail`
82			`@r4`
83			`mov r13, #0x09`
84			`cmp r13, r4`
85			`movne r10, #60`
86			`bne testfail`
87			`@r5`
88			`mov r13, #0x0a`
89			`cmp r13, r5`
90			`movne r10, #70`
91			`bne testfail`
92			`@r6`
93			`mov r13, #0x0b`
94			`cmp r13, r6`
95			`movne r10, #80`
96			`bne testfail`
97			`@r7`
98			`mov r13, #0x0c`
99			`cmp r13, r7`
100			`movne r10, #90`
101			`bne testfail`
102			`@r8`
103			`mov r13, #0x0d`
104			`cmp r13, r8`
105			`movne r10, #100`
106			`bne testfail`
107			`@r9`
108			`mov r13, #0x0e`
109			`cmp r13, r9`
110			`movne r10, #110`
111			`bne testfail`
112			`@r10`
113			`mov r13, #0x0f`
114			`cmp r13, r10`
115			`movne r10, #120`
116			`bne testfail`
117			`@r11`
118			`mov r13, #0x10`
119			`cmp r13, r11`
120			`movne r10, #130`
121			`bne testfail`
122			`@r12`
123			`mov r13, #0x11`
124			`cmp r13, r12`
125			`movne r10, #140`
126			`bne testfail`
127
128
129			`@ ------------------------------------------`
130			`@ 2. ldmia r0, {pc}`
131			`@ Test loading the pc`
132			`@ ------------------------------------------`
133
134			`ldr r0, StoreBase`
135			`ldr r1, =jump2`
136			`str r1, [r0]`
137			`ldmia r0, {pc} @ causes a jump to 'jump2'`
138
139			`@ these should never be executed`
140			`b testfail`
141			`b testfail`
142			`b testfail`
143			`b testfail`
144
145			`jump2: b start3`
146
147
148			`@ ------------------------------------------`
149			`@ 2. ldmia r0, {r5, pc}`
150			`@ Test loading the pc, as part of a group`
151			`@ ------------------------------------------`
152
153			`start3:`
154			`ldr r0, StoreBase`
155			`mov r1, #17`
156			`str r1, [r0], #4`
157			`ldr r1, =jump3`
158			`str r1, [r0]`
159
160			`ldr r0, StoreBase`
161			`ldmia r0, {r5, pc} @ causes a jump to 'jump2'`
162
163			`@ these should never be executed`
164			`b testfail`
165			`b testfail`
166			`b testfail`
167			`b testfail`
168
169			`@ Check that r5 was loaded with the correct value`
170			`jump3: mov r7, #17`
171			`cmp r5, r7`
172			`movne r10, #200`
173			`bne testfail`
174
175
176			`@ ------------------------------------------`
177			`@ ------------------------------------------`
178
179			`b testpass`
180
181
182			`testfail:`
183			`ldr r11, AdrTestStatus`
184			`str r10, [r11]`
185			`b testfail`
186
187			`testpass:`
188			`ldr r11, AdrTestStatus`
189			`mov r10, #17`
190			`str r10, [r11]`
191			`b testpass`
192
193
194			`/* Write 17 to this address to generate a Test Passed message */`
195			`AdrTestStatus: .word ADR_AMBER_TEST_STATUS`
196			`StoreBase: .word 0x800`
197			`StaticBase: .word Data1`
198			`StaticEnd: .word Data18`
199
200			`Data1: .word 0x00`
201			`.word 0x01`
202			`.word 0x02`
203			`.word 0x03`
204			`.word 0x04`
205			`.word 0x05`
206			`.word 0x06`
207			`.word 0x07`
208			`.word 0x08`
209			`.word 0x09`
210			`.word 0x0a`
211			`.word 0x0b`
212			`.word 0x0c`
213			`.word 0x0d`
214			`.word 0x0e`
215			`.word 0x0f`
216			`.word 0x10`
217			`Data18: .word 0x11`
218
219			`/* ========================================================================= */`
220			`/* ========================================================================= */`
221
222