OpenCores
URL https://opencores.org/ocsvn/an-fpga-implementation-of-low-latency-noc-based-mpsoc/an-fpga-implementation-of-low-latency-noc-based-mpsoc/trunk

Subversion Repositories an-fpga-implementation-of-low-latency-noc-based-mpsoc

[/] [an-fpga-implementation-of-low-latency-noc-based-mpsoc/] [trunk/] [mpsoc/] [perl_gui/] [lib/] [ip/] [Source/] [clk_source.IP] - Blame information for rev 25

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 25 alirezamon 
#######################################################################
2 
##      File: clk_source.IP
3 
##
4 
##      Copyright (C) 2014-2016  Alireza Monemi
5 
##
6 
##      This file is part of ProNoC 1.5.0
7 
##
8 
##      WARNING: THIS IS AN AUTO-GENERATED FILE. CHANGES TO IT
9 
##      MAY CAUSE UNEXPECTED BEHAIVOR.
10 
################################################################################
11 
 
12 
$clk_source = bless( {
13 
                       'hdl_files' => [
14 
                                        '/mpsoc/src_peripheral/reset_sync/altera_reset_synchronizer.v',
15 
                                        '/mpsoc/src_peripheral/reset_sync/clk_source.v'
16 
                                      ],
17 
                       'ip_name' => 'clk_source',
18 
                       'description' => 'clk source. This module provides the clk and reset (socket) interfaces for all other IPs. It also synchronizes the reset signal.',
19 
                       'gui_status' => {
20 
                                         'status' => 'ideal',
21 
                                         'timeout' => 0
22 
                                       },
23 
                       'modules' => {
24 
                                      'clk_source' => {}
25 
                                    },
26 
                       'plugs' => {
27 
                                    'reset' => {
28 
                                                 'reset' => {},
29 
                                                 '0' => {
30 
                                                          'name' => 'reset'
31 
                                                        },
32 
                                                 'value' => 1,
33 
                                                 'type' => 'num'
34 
                                               },
35 
                                    'clk' => {
36 
                                               'clk' => {},
37 
                                               '0' => {
38 
                                                        'name' => 'clk'
39 
                                                      },
40 
                                               'value' => 1,
41 
                                               'type' => 'num'
42 
                                             }
43 
                                  },
44 
                       'ports' => {
45 
                                    'clk_out' => {
46 
                                                   'intfc_port' => 'clk_o',
47 
                                                   'intfc_name' => 'socket:clk[0]',
48 
                                                   'range' => '',
49 
                                                   'type' => 'output'
50 
                                                 },
51 
                                    'reset_out' => {
52 
                                                     'intfc_port' => 'reset_o',
53 
                                                     'intfc_name' => 'socket:reset[0]',
54 
                                                     'range' => '',
55 
                                                     'type' => 'output'
56 
                                                   },
57 
                                    'clk_in' => {
58 
                                                  'intfc_port' => 'clk_i',
59 
                                                  'intfc_name' => 'plug:clk[0]',
60 
                                                  'range' => '',
61 
                                                  'type' => 'input'
62 
                                                },
63 
                                    'reset_in' => {
64 
                                                    'intfc_port' => 'reset_i',
65 
                                                    'intfc_name' => 'plug:reset[0]',
66 
                                                    'range' => '',
67 
                                                    'type' => 'input'
68 
                                                  }
69 
                                  },
70 
                       'file_name' => '/home/alireza/Mywork/mpsoc/src_peripheral/reset_sync/clk_source.v',
71 
                       'sockets' => {
72 
                                      'clk' => {
73 
                                                 'clk' => {},
74 
                                                 'connection_num' => 'multi connection',
75 
                                                 'value' => 1,
76 
                                                 '0' => {
77 
                                                          'name' => 'clk'
78 
                                                        },
79 
                                                 'type' => 'num'
80 
                                               },
81 
                                      'reset' => {
82 
                                                   'reset' => {},
83 
                                                   'connection_num' => 'multi connection',
84 
                                                   'value' => 1,
85 
                                                   '0' => {
86 
                                                            'name' => 'reset'
87 
                                                          },
88 
                                                   'type' => 'num'
89 
                                                 }
90 
                                    },
91 
                       'module_name' => 'clk_source',
92 
                       'unused' => undef,
93 
                       'category' => 'Source'
94 
                     }, 'ip_gen' );

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.