OpenCores
URL https://opencores.org/ocsvn/an-fpga-implementation-of-low-latency-noc-based-mpsoc/an-fpga-implementation-of-low-latency-noc-based-mpsoc/trunk

Subversion Repositories an-fpga-implementation-of-low-latency-noc-based-mpsoc

[/] [an-fpga-implementation-of-low-latency-noc-based-mpsoc/] [trunk/] [mpsoc/] [script/] [synfull/] [run_all_benchmarks.sh] - Blame information for rev 54

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 54 alirezamon
#!/bin/dash
2
 
3
logdest=/home/neiel/2022_phd/pronoc_synfull/dev_pronoc_synfull/pronoc/mpsoc/script/synfull/log_files
4
modelsroute=/home/neiel/2022_phd/pronoc_synfull/dev_pronoc_synfull/pronoc/mpsoc/src_c/synfull/generated-models
5
smartmax=0
6
 
7
model_list=\
8
'barnes
9
blackscholes
10
bodytrack
11
cholesky
12
facesim
13
fft
14
fluidanimate
15
lu_cb
16
lu_ncb
17
radiosity
18
radix
19
raytrace
20
swaptions
21
volrend
22
water_nsquared
23
water_spatial
24
'
25
 
26
for model in $model_list
27
do
28
    echo "*** $model ***\n"
29
    ./run_modelsim -batch > $logdest/$model.$smartmax.sim.log &
30
    echo "$model was issue.. "
31
    sleep 3m
32
    ./tgen $modelsroute/$model.model 10000000 0 100000 > $logdest/$model.$smartmax.tgen.log &
33
    echo "tgen for $model was issue.. "
34
    wait
35
done
36
 
37
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.