OpenCores
URL https://opencores.org/ocsvn/an-fpga-implementation-of-low-latency-noc-based-mpsoc/an-fpga-implementation-of-low-latency-noc-based-mpsoc/trunk

Subversion Repositories an-fpga-implementation-of-low-latency-noc-based-mpsoc

[/] [an-fpga-implementation-of-low-latency-noc-based-mpsoc/] [trunk/] [mpsoc/] [src_c/] [synfull/] [traffic-generator/] [src/] [.gitignore] - Blame information for rev 54

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 54 alirezamon 
**/my_password.sh
2 
*.bak
3 
 
4 
**/transcript
5 
**/vsim.wlf
6 
**/modelsim.ini
7 
 
8 
 
9 
mpsoc/script/server/kc07/Readme
10 
mpsoc/perl_gui/lib/mpsoc/*.MPSOC
11 
!mpsoc/perl_gui/lib/mpsoc/mor1k_mpsoc.MPSOC
12 
mpsoc/perl_gui/lib/soc/*.SOC
13 
!mpsoc/perl_gui/lib/soc/mor1k_tile.SOC
14 
mpsoc/src_c/netrace-1.0/*.o
15 
mpsoc/remove_cycle/test/*
16 
mpsoc/perl_gui/ProNoC
17 
mpsoc/script/synfull/transcript
18 
mpsoc/perl_gui/lib/simulate/*.SIM
19 
mpsoc/perl_gui/lib/simulate/*.TRC
20 
mpsoc/perl_gui/lib/netwmaker/*.NWM
21 
!mpsoc/perl_gui/lib/netwmaker/custom1.NWM
22 
 
23 
 
24 
mpsoc/script/synfull/tgen
25 
mpsoc/src_c/synfull/traffic-generator/src/tgen
26 
mpsoc/src_c/synfull/synful.a
27 
mpsoc/src_c/synfull/synful.h
28 
mpsoc/src_c/synfull/traffic-generator/src/synful.a
29 
mpsoc/src_c/synfull/traffic-generator/src/tgen
30 
mpsoc/src_c/synfull/traffic-generator/src/obj/*.o
31 
 
32 
 
33 
mpsoc/src_c/bin2mem/bin2mem
34 
mpsoc/src_c/bin2mif/bin2mif
35 
mpsoc/src_c/bin2str/bin2str
36 
mpsoc/src_c/ihex2mif/ihex2mif
37 
mpsoc/src_c/jtag/jtag_libusb/list_usb_dev
38 
mpsoc/src_c/jtag/jtag_quartus_stp/jtag_quartus_stp
39 
mpsoc/src_c/jtag/jtag_xilinx_xsct/jtag_xilinx_xsct
40 
mpsoc/src_c/plot/plot

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.