1 |
2 |
alfik |
# TCL File Generated by Component Editor 13.0sp1
|
2 |
|
|
# Mon Nov 04 20:33:38 CET 2013
|
3 |
|
|
# DO NOT MODIFY
|
4 |
|
|
|
5 |
|
|
|
6 |
|
|
#
|
7 |
|
|
# pc_bus "pc_bus" v1.0
|
8 |
|
|
# 2013.11.04.20:33:37
|
9 |
|
|
#
|
10 |
|
|
#
|
11 |
|
|
|
12 |
|
|
#
|
13 |
|
|
# request TCL package from ACDS 13.1
|
14 |
|
|
#
|
15 |
|
|
package require -exact qsys 13.1
|
16 |
|
|
|
17 |
|
|
|
18 |
|
|
#
|
19 |
|
|
# module pc_bus
|
20 |
|
|
#
|
21 |
|
|
set_module_property DESCRIPTION ""
|
22 |
|
|
set_module_property NAME pc_bus
|
23 |
|
|
set_module_property VERSION 1.0
|
24 |
|
|
set_module_property INTERNAL false
|
25 |
|
|
set_module_property OPAQUE_ADDRESS_MAP true
|
26 |
|
|
set_module_property GROUP ao486
|
27 |
|
|
set_module_property AUTHOR ""
|
28 |
|
|
set_module_property DISPLAY_NAME pc_bus
|
29 |
|
|
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
|
30 |
|
|
set_module_property EDITABLE true
|
31 |
|
|
set_module_property ANALYZE_HDL AUTO
|
32 |
|
|
set_module_property REPORT_TO_TALKBACK false
|
33 |
|
|
set_module_property ALLOW_GREYBOX_GENERATION false
|
34 |
|
|
|
35 |
|
|
|
36 |
|
|
#
|
37 |
|
|
# file sets
|
38 |
|
|
#
|
39 |
|
|
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
|
40 |
|
|
set_fileset_property QUARTUS_SYNTH TOP_LEVEL pc_bus
|
41 |
|
|
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
|
42 |
|
|
add_fileset_file pc_bus.v VERILOG PATH pc_bus.v TOP_LEVEL_FILE
|
43 |
|
|
|
44 |
|
|
|
45 |
|
|
#
|
46 |
|
|
# parameters
|
47 |
|
|
#
|
48 |
|
|
|
49 |
|
|
|
50 |
|
|
#
|
51 |
|
|
# display items
|
52 |
|
|
#
|
53 |
|
|
|
54 |
|
|
|
55 |
|
|
#
|
56 |
|
|
# connection point clock
|
57 |
|
|
#
|
58 |
|
|
add_interface clock clock end
|
59 |
|
|
set_interface_property clock clockRate 0
|
60 |
|
|
set_interface_property clock ENABLED true
|
61 |
|
|
set_interface_property clock EXPORT_OF ""
|
62 |
|
|
set_interface_property clock PORT_NAME_MAP ""
|
63 |
|
|
set_interface_property clock SVD_ADDRESS_GROUP ""
|
64 |
|
|
|
65 |
|
|
add_interface_port clock clk clk Input 1
|
66 |
|
|
|
67 |
|
|
|
68 |
|
|
#
|
69 |
|
|
# connection point ctrl
|
70 |
|
|
#
|
71 |
|
|
add_interface ctrl avalon end
|
72 |
|
|
set_interface_property ctrl addressUnits WORDS
|
73 |
|
|
set_interface_property ctrl associatedClock clock
|
74 |
|
|
set_interface_property ctrl associatedReset reset_sink
|
75 |
|
|
set_interface_property ctrl bitsPerSymbol 8
|
76 |
|
|
set_interface_property ctrl burstOnBurstBoundariesOnly false
|
77 |
|
|
set_interface_property ctrl burstcountUnits WORDS
|
78 |
|
|
set_interface_property ctrl explicitAddressSpan 0
|
79 |
|
|
set_interface_property ctrl holdTime 0
|
80 |
|
|
set_interface_property ctrl linewrapBursts false
|
81 |
|
|
set_interface_property ctrl maximumPendingReadTransactions 0
|
82 |
|
|
set_interface_property ctrl readLatency 0
|
83 |
|
|
set_interface_property ctrl readWaitTime 1
|
84 |
|
|
set_interface_property ctrl setupTime 0
|
85 |
|
|
set_interface_property ctrl timingUnits Cycles
|
86 |
|
|
set_interface_property ctrl writeWaitTime 0
|
87 |
|
|
set_interface_property ctrl ENABLED true
|
88 |
|
|
set_interface_property ctrl EXPORT_OF ""
|
89 |
|
|
set_interface_property ctrl PORT_NAME_MAP ""
|
90 |
|
|
set_interface_property ctrl SVD_ADDRESS_GROUP ""
|
91 |
|
|
|
92 |
|
|
add_interface_port ctrl ctrl_address address Input 2
|
93 |
|
|
add_interface_port ctrl ctrl_write write Input 1
|
94 |
|
|
add_interface_port ctrl ctrl_writedata writedata Input 32
|
95 |
|
|
set_interface_assignment ctrl embeddedsw.configuration.isFlash 0
|
96 |
|
|
set_interface_assignment ctrl embeddedsw.configuration.isMemoryDevice 0
|
97 |
|
|
set_interface_assignment ctrl embeddedsw.configuration.isNonVolatileStorage 0
|
98 |
|
|
set_interface_assignment ctrl embeddedsw.configuration.isPrintableDevice 0
|
99 |
|
|
|
100 |
|
|
|
101 |
|
|
#
|
102 |
|
|
# connection point mem
|
103 |
|
|
#
|
104 |
|
|
add_interface mem avalon end
|
105 |
|
|
set_interface_property mem addressUnits WORDS
|
106 |
|
|
set_interface_property mem associatedClock clock
|
107 |
|
|
set_interface_property mem associatedReset reset_sink
|
108 |
|
|
set_interface_property mem bitsPerSymbol 8
|
109 |
|
|
set_interface_property mem burstOnBurstBoundariesOnly false
|
110 |
|
|
set_interface_property mem burstcountUnits WORDS
|
111 |
|
|
set_interface_property mem explicitAddressSpan 0
|
112 |
|
|
set_interface_property mem holdTime 0
|
113 |
|
|
set_interface_property mem linewrapBursts false
|
114 |
|
|
set_interface_property mem maximumPendingReadTransactions 1
|
115 |
|
|
set_interface_property mem readLatency 0
|
116 |
|
|
set_interface_property mem readWaitTime 1
|
117 |
|
|
set_interface_property mem setupTime 0
|
118 |
|
|
set_interface_property mem timingUnits Cycles
|
119 |
|
|
set_interface_property mem writeWaitTime 0
|
120 |
|
|
set_interface_property mem ENABLED true
|
121 |
|
|
set_interface_property mem EXPORT_OF ""
|
122 |
|
|
set_interface_property mem PORT_NAME_MAP ""
|
123 |
|
|
set_interface_property mem SVD_ADDRESS_GROUP ""
|
124 |
|
|
|
125 |
|
|
add_interface_port mem mem_address address Input 30
|
126 |
|
|
add_interface_port mem mem_byteenable byteenable Input 4
|
127 |
|
|
add_interface_port mem mem_read read Input 1
|
128 |
|
|
add_interface_port mem mem_readdata readdata Output 32
|
129 |
|
|
add_interface_port mem mem_write write Input 1
|
130 |
|
|
add_interface_port mem mem_writedata writedata Input 32
|
131 |
|
|
add_interface_port mem mem_waitrequest waitrequest Output 1
|
132 |
|
|
add_interface_port mem mem_readdatavalid readdatavalid Output 1
|
133 |
|
|
add_interface_port mem mem_burstcount burstcount Input 3
|
134 |
|
|
set_interface_assignment mem embeddedsw.configuration.isFlash 0
|
135 |
|
|
set_interface_assignment mem embeddedsw.configuration.isMemoryDevice 0
|
136 |
|
|
set_interface_assignment mem embeddedsw.configuration.isNonVolatileStorage 0
|
137 |
|
|
set_interface_assignment mem embeddedsw.configuration.isPrintableDevice 0
|
138 |
|
|
|
139 |
|
|
|
140 |
|
|
#
|
141 |
|
|
# connection point reset_sink
|
142 |
|
|
#
|
143 |
|
|
add_interface reset_sink reset end
|
144 |
|
|
set_interface_property reset_sink associatedClock clock
|
145 |
|
|
set_interface_property reset_sink synchronousEdges DEASSERT
|
146 |
|
|
set_interface_property reset_sink ENABLED true
|
147 |
|
|
set_interface_property reset_sink EXPORT_OF ""
|
148 |
|
|
set_interface_property reset_sink PORT_NAME_MAP ""
|
149 |
|
|
set_interface_property reset_sink SVD_ADDRESS_GROUP ""
|
150 |
|
|
|
151 |
|
|
add_interface_port reset_sink rst_n reset_n Input 1
|
152 |
|
|
|
153 |
|
|
|
154 |
|
|
#
|
155 |
|
|
# connection point avalon_vga_master
|
156 |
|
|
#
|
157 |
|
|
add_interface avalon_vga_master avalon start
|
158 |
|
|
set_interface_property avalon_vga_master addressUnits SYMBOLS
|
159 |
|
|
set_interface_property avalon_vga_master associatedClock clock
|
160 |
|
|
set_interface_property avalon_vga_master associatedReset reset_sink
|
161 |
|
|
set_interface_property avalon_vga_master bitsPerSymbol 8
|
162 |
|
|
set_interface_property avalon_vga_master burstOnBurstBoundariesOnly false
|
163 |
|
|
set_interface_property avalon_vga_master burstcountUnits WORDS
|
164 |
|
|
set_interface_property avalon_vga_master doStreamReads false
|
165 |
|
|
set_interface_property avalon_vga_master doStreamWrites false
|
166 |
|
|
set_interface_property avalon_vga_master holdTime 0
|
167 |
|
|
set_interface_property avalon_vga_master linewrapBursts false
|
168 |
|
|
set_interface_property avalon_vga_master maximumPendingReadTransactions 0
|
169 |
|
|
set_interface_property avalon_vga_master readLatency 0
|
170 |
|
|
set_interface_property avalon_vga_master readWaitTime 1
|
171 |
|
|
set_interface_property avalon_vga_master setupTime 0
|
172 |
|
|
set_interface_property avalon_vga_master timingUnits Cycles
|
173 |
|
|
set_interface_property avalon_vga_master writeWaitTime 0
|
174 |
|
|
set_interface_property avalon_vga_master ENABLED true
|
175 |
|
|
set_interface_property avalon_vga_master EXPORT_OF ""
|
176 |
|
|
set_interface_property avalon_vga_master PORT_NAME_MAP ""
|
177 |
|
|
set_interface_property avalon_vga_master SVD_ADDRESS_GROUP ""
|
178 |
|
|
|
179 |
|
|
add_interface_port avalon_vga_master vga_address address Output 32
|
180 |
|
|
add_interface_port avalon_vga_master vga_byteenable byteenable Output 4
|
181 |
|
|
add_interface_port avalon_vga_master vga_read read Output 1
|
182 |
|
|
add_interface_port avalon_vga_master vga_readdata readdata Input 32
|
183 |
|
|
add_interface_port avalon_vga_master vga_write write Output 1
|
184 |
|
|
add_interface_port avalon_vga_master vga_writedata writedata Output 32
|
185 |
|
|
add_interface_port avalon_vga_master vga_waitrequest waitrequest Input 1
|
186 |
|
|
add_interface_port avalon_vga_master vga_readdatavalid readdatavalid Input 1
|
187 |
|
|
add_interface_port avalon_vga_master vga_burstcount burstcount Output 3
|
188 |
|
|
|
189 |
|
|
|
190 |
|
|
#
|
191 |
|
|
# connection point avalon_sdram_master
|
192 |
|
|
#
|
193 |
|
|
add_interface avalon_sdram_master avalon start
|
194 |
|
|
set_interface_property avalon_sdram_master addressUnits SYMBOLS
|
195 |
|
|
set_interface_property avalon_sdram_master associatedClock clock
|
196 |
|
|
set_interface_property avalon_sdram_master associatedReset reset_sink
|
197 |
|
|
set_interface_property avalon_sdram_master bitsPerSymbol 8
|
198 |
|
|
set_interface_property avalon_sdram_master burstOnBurstBoundariesOnly false
|
199 |
|
|
set_interface_property avalon_sdram_master burstcountUnits WORDS
|
200 |
|
|
set_interface_property avalon_sdram_master doStreamReads false
|
201 |
|
|
set_interface_property avalon_sdram_master doStreamWrites false
|
202 |
|
|
set_interface_property avalon_sdram_master holdTime 0
|
203 |
|
|
set_interface_property avalon_sdram_master linewrapBursts false
|
204 |
|
|
set_interface_property avalon_sdram_master maximumPendingReadTransactions 0
|
205 |
|
|
set_interface_property avalon_sdram_master readLatency 0
|
206 |
|
|
set_interface_property avalon_sdram_master readWaitTime 1
|
207 |
|
|
set_interface_property avalon_sdram_master setupTime 0
|
208 |
|
|
set_interface_property avalon_sdram_master timingUnits Cycles
|
209 |
|
|
set_interface_property avalon_sdram_master writeWaitTime 0
|
210 |
|
|
set_interface_property avalon_sdram_master ENABLED true
|
211 |
|
|
set_interface_property avalon_sdram_master EXPORT_OF ""
|
212 |
|
|
set_interface_property avalon_sdram_master PORT_NAME_MAP ""
|
213 |
|
|
set_interface_property avalon_sdram_master SVD_ADDRESS_GROUP ""
|
214 |
|
|
|
215 |
|
|
add_interface_port avalon_sdram_master sdram_address address Output 32
|
216 |
|
|
add_interface_port avalon_sdram_master sdram_byteenable byteenable Output 4
|
217 |
|
|
add_interface_port avalon_sdram_master sdram_read read Output 1
|
218 |
|
|
add_interface_port avalon_sdram_master sdram_readdata readdata Input 32
|
219 |
|
|
add_interface_port avalon_sdram_master sdram_write write Output 1
|
220 |
|
|
add_interface_port avalon_sdram_master sdram_writedata writedata Output 32
|
221 |
|
|
add_interface_port avalon_sdram_master sdram_waitrequest waitrequest Input 1
|
222 |
|
|
add_interface_port avalon_sdram_master sdram_readdatavalid readdatavalid Input 1
|
223 |
|
|
add_interface_port avalon_sdram_master sdram_burstcount burstcount Output 3
|
224 |
|
|
|