OpenCores
URL https://opencores.org/ocsvn/ao486/ao486/trunk

Subversion Repositories ao486

[/] [ao486/] [trunk/] [rtl/] [soc/] [pc_dma/] [pc_dma_hw.tcl] - Blame information for rev 7

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 alfik
# TCL File Generated by Component Editor 13.1
2
# Fri Jan 17 22:19:50 CET 2014
3
# DO NOT MODIFY
4
 
5
 
6
# 
7
# pc_dma "pc_dma" v1.0
8
#  2014.01.17.22:19:50
9
# 
10
# 
11
 
12
# 
13
# request TCL package from ACDS 13.1
14
# 
15
package require -exact qsys 13.1
16
 
17
 
18
# 
19
# module pc_dma
20
# 
21
set_module_property DESCRIPTION ""
22
set_module_property NAME pc_dma
23
set_module_property VERSION 1.0
24
set_module_property INTERNAL false
25
set_module_property OPAQUE_ADDRESS_MAP true
26
set_module_property GROUP ao486
27
set_module_property AUTHOR ""
28
set_module_property DISPLAY_NAME pc_dma
29
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
30
set_module_property EDITABLE true
31
set_module_property ANALYZE_HDL AUTO
32
set_module_property REPORT_TO_TALKBACK false
33
set_module_property ALLOW_GREYBOX_GENERATION false
34
 
35
 
36
# 
37
# file sets
38
# 
39
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
40
set_fileset_property QUARTUS_SYNTH TOP_LEVEL pc_dma
41
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
42
add_fileset_file pc_dma.v VERILOG PATH pc_dma.v TOP_LEVEL_FILE
43
 
44
 
45
# 
46
# parameters
47
# 
48
 
49
 
50
# 
51
# display items
52
# 
53
 
54
 
55
# 
56
# connection point clock
57
# 
58
add_interface clock clock end
59
set_interface_property clock clockRate 0
60
set_interface_property clock ENABLED true
61
set_interface_property clock EXPORT_OF ""
62
set_interface_property clock PORT_NAME_MAP ""
63
set_interface_property clock CMSIS_SVD_VARIABLES ""
64
set_interface_property clock SVD_ADDRESS_GROUP ""
65
 
66
add_interface_port clock clk clk Input 1
67
 
68
 
69
# 
70
# connection point slave
71
# 
72
add_interface slave avalon end
73
set_interface_property slave addressUnits WORDS
74
set_interface_property slave associatedClock clock
75
set_interface_property slave associatedReset reset_sink
76
set_interface_property slave bitsPerSymbol 8
77
set_interface_property slave burstOnBurstBoundariesOnly false
78
set_interface_property slave burstcountUnits WORDS
79
set_interface_property slave explicitAddressSpan 0
80
set_interface_property slave holdTime 0
81
set_interface_property slave linewrapBursts false
82
set_interface_property slave maximumPendingReadTransactions 0
83
set_interface_property slave readLatency 0
84
set_interface_property slave readWaitTime 1
85
set_interface_property slave setupTime 0
86
set_interface_property slave timingUnits Cycles
87
set_interface_property slave writeWaitTime 0
88
set_interface_property slave ENABLED true
89
set_interface_property slave EXPORT_OF ""
90
set_interface_property slave PORT_NAME_MAP ""
91
set_interface_property slave CMSIS_SVD_VARIABLES ""
92
set_interface_property slave SVD_ADDRESS_GROUP ""
93
 
94
add_interface_port slave slave_address address Input 4
95
add_interface_port slave slave_read read Input 1
96
add_interface_port slave slave_readdata readdata Output 8
97
add_interface_port slave slave_write write Input 1
98
add_interface_port slave slave_writedata writedata Input 8
99
set_interface_assignment slave embeddedsw.configuration.isFlash 0
100
set_interface_assignment slave embeddedsw.configuration.isMemoryDevice 0
101
set_interface_assignment slave embeddedsw.configuration.isNonVolatileStorage 0
102
set_interface_assignment slave embeddedsw.configuration.isPrintableDevice 0
103
 
104
 
105
# 
106
# connection point page
107
# 
108
add_interface page avalon end
109
set_interface_property page addressUnits WORDS
110
set_interface_property page associatedClock clock
111
set_interface_property page associatedReset reset_sink
112
set_interface_property page bitsPerSymbol 8
113
set_interface_property page burstOnBurstBoundariesOnly false
114
set_interface_property page burstcountUnits WORDS
115
set_interface_property page explicitAddressSpan 0
116
set_interface_property page holdTime 0
117
set_interface_property page linewrapBursts false
118
set_interface_property page maximumPendingReadTransactions 0
119
set_interface_property page readLatency 0
120
set_interface_property page readWaitTime 1
121
set_interface_property page setupTime 0
122
set_interface_property page timingUnits Cycles
123
set_interface_property page writeWaitTime 0
124
set_interface_property page ENABLED true
125
set_interface_property page EXPORT_OF ""
126
set_interface_property page PORT_NAME_MAP ""
127
set_interface_property page CMSIS_SVD_VARIABLES ""
128
set_interface_property page SVD_ADDRESS_GROUP ""
129
 
130
add_interface_port page page_address address Input 4
131
add_interface_port page page_read read Input 1
132
add_interface_port page page_readdata readdata Output 8
133
add_interface_port page page_write write Input 1
134
add_interface_port page page_writedata writedata Input 8
135
set_interface_assignment page embeddedsw.configuration.isFlash 0
136
set_interface_assignment page embeddedsw.configuration.isMemoryDevice 0
137
set_interface_assignment page embeddedsw.configuration.isNonVolatileStorage 0
138
set_interface_assignment page embeddedsw.configuration.isPrintableDevice 0
139
 
140
 
141
# 
142
# connection point master
143
# 
144
add_interface master avalon end
145
set_interface_property master addressUnits WORDS
146
set_interface_property master associatedClock clock
147
set_interface_property master associatedReset reset_sink
148
set_interface_property master bitsPerSymbol 8
149
set_interface_property master burstOnBurstBoundariesOnly false
150
set_interface_property master burstcountUnits WORDS
151
set_interface_property master explicitAddressSpan 0
152
set_interface_property master holdTime 0
153
set_interface_property master linewrapBursts false
154
set_interface_property master maximumPendingReadTransactions 0
155
set_interface_property master readLatency 0
156
set_interface_property master readWaitTime 1
157
set_interface_property master setupTime 0
158
set_interface_property master timingUnits Cycles
159
set_interface_property master writeWaitTime 0
160
set_interface_property master ENABLED true
161
set_interface_property master EXPORT_OF ""
162
set_interface_property master PORT_NAME_MAP ""
163
set_interface_property master CMSIS_SVD_VARIABLES ""
164
set_interface_property master SVD_ADDRESS_GROUP ""
165
 
166
add_interface_port master master_address address Input 5
167
add_interface_port master master_read read Input 1
168
add_interface_port master master_readdata readdata Output 8
169
add_interface_port master master_write write Input 1
170
add_interface_port master master_writedata writedata Input 8
171
set_interface_assignment master embeddedsw.configuration.isFlash 0
172
set_interface_assignment master embeddedsw.configuration.isMemoryDevice 0
173
set_interface_assignment master embeddedsw.configuration.isNonVolatileStorage 0
174
set_interface_assignment master embeddedsw.configuration.isPrintableDevice 0
175
 
176
 
177
# 
178
# connection point reset_sink
179
# 
180
add_interface reset_sink reset end
181
set_interface_property reset_sink associatedClock clock
182
set_interface_property reset_sink synchronousEdges DEASSERT
183
set_interface_property reset_sink ENABLED true
184
set_interface_property reset_sink EXPORT_OF ""
185
set_interface_property reset_sink PORT_NAME_MAP ""
186
set_interface_property reset_sink CMSIS_SVD_VARIABLES ""
187
set_interface_property reset_sink SVD_ADDRESS_GROUP ""
188
 
189
add_interface_port reset_sink rst_n reset_n Input 1
190
 
191
 
192
# 
193
# connection point avalon_master
194
# 
195
add_interface avalon_master avalon start
196
set_interface_property avalon_master addressUnits SYMBOLS
197
set_interface_property avalon_master associatedClock clock
198
set_interface_property avalon_master associatedReset reset_sink
199
set_interface_property avalon_master bitsPerSymbol 8
200
set_interface_property avalon_master burstOnBurstBoundariesOnly false
201
set_interface_property avalon_master burstcountUnits WORDS
202
set_interface_property avalon_master doStreamReads false
203
set_interface_property avalon_master doStreamWrites false
204
set_interface_property avalon_master holdTime 0
205
set_interface_property avalon_master linewrapBursts false
206
set_interface_property avalon_master maximumPendingReadTransactions 0
207
set_interface_property avalon_master readLatency 0
208
set_interface_property avalon_master readWaitTime 1
209
set_interface_property avalon_master setupTime 0
210
set_interface_property avalon_master timingUnits Cycles
211
set_interface_property avalon_master writeWaitTime 0
212
set_interface_property avalon_master ENABLED true
213
set_interface_property avalon_master EXPORT_OF ""
214
set_interface_property avalon_master PORT_NAME_MAP ""
215
set_interface_property avalon_master CMSIS_SVD_VARIABLES ""
216
set_interface_property avalon_master SVD_ADDRESS_GROUP ""
217
 
218
add_interface_port avalon_master avm_address address Output 32
219
add_interface_port avalon_master avm_waitrequest waitrequest Input 1
220
add_interface_port avalon_master avm_read read Output 1
221
add_interface_port avalon_master avm_readdatavalid readdatavalid Input 1
222
add_interface_port avalon_master avm_readdata readdata Input 8
223
add_interface_port avalon_master avm_write write Output 1
224
add_interface_port avalon_master avm_writedata writedata Output 8
225
 
226
 
227
# 
228
# connection point conduit_dma_floppy
229
# 
230
add_interface conduit_dma_floppy conduit end
231
set_interface_property conduit_dma_floppy associatedClock clock
232
set_interface_property conduit_dma_floppy associatedReset reset_sink
233
set_interface_property conduit_dma_floppy ENABLED true
234
set_interface_property conduit_dma_floppy EXPORT_OF ""
235
set_interface_property conduit_dma_floppy PORT_NAME_MAP ""
236
set_interface_property conduit_dma_floppy CMSIS_SVD_VARIABLES ""
237
set_interface_property conduit_dma_floppy SVD_ADDRESS_GROUP ""
238
 
239
add_interface_port conduit_dma_floppy dma_floppy_req export Input 1
240
add_interface_port conduit_dma_floppy dma_floppy_ack export Output 1
241
add_interface_port conduit_dma_floppy dma_floppy_terminal export Output 1
242
add_interface_port conduit_dma_floppy dma_floppy_readdata export Output 8
243
add_interface_port conduit_dma_floppy dma_floppy_writedata export Input 8
244
 
245
 
246
# 
247
# connection point conduit_dma_soundblaster
248
# 
249
add_interface conduit_dma_soundblaster conduit end
250
set_interface_property conduit_dma_soundblaster associatedClock clock
251
set_interface_property conduit_dma_soundblaster associatedReset reset_sink
252
set_interface_property conduit_dma_soundblaster ENABLED true
253
set_interface_property conduit_dma_soundblaster EXPORT_OF ""
254
set_interface_property conduit_dma_soundblaster PORT_NAME_MAP ""
255
set_interface_property conduit_dma_soundblaster CMSIS_SVD_VARIABLES ""
256
set_interface_property conduit_dma_soundblaster SVD_ADDRESS_GROUP ""
257
 
258
add_interface_port conduit_dma_soundblaster dma_soundblaster_req export Input 1
259
add_interface_port conduit_dma_soundblaster dma_soundblaster_ack export Output 1
260
add_interface_port conduit_dma_soundblaster dma_soundblaster_terminal export Output 1
261
add_interface_port conduit_dma_soundblaster dma_soundblaster_readdata export Output 8
262
add_interface_port conduit_dma_soundblaster dma_soundblaster_writedata export Input 8
263
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.