1 |
2 |
alfik |
# TCL File Generated by Component Editor 13.1
|
2 |
|
|
# Fri Jan 17 20:06:36 CET 2014
|
3 |
|
|
# DO NOT MODIFY
|
4 |
|
|
|
5 |
|
|
|
6 |
|
|
#
|
7 |
|
|
# pit "pit" v1.0
|
8 |
|
|
# 2014.01.17.20:06:36
|
9 |
|
|
#
|
10 |
|
|
#
|
11 |
|
|
|
12 |
|
|
#
|
13 |
|
|
# request TCL package from ACDS 13.1
|
14 |
|
|
#
|
15 |
|
|
package require -exact qsys 13.1
|
16 |
|
|
|
17 |
|
|
|
18 |
|
|
#
|
19 |
|
|
# module pit
|
20 |
|
|
#
|
21 |
|
|
set_module_property DESCRIPTION ""
|
22 |
|
|
set_module_property NAME pit
|
23 |
|
|
set_module_property VERSION 1.0
|
24 |
|
|
set_module_property INTERNAL false
|
25 |
|
|
set_module_property OPAQUE_ADDRESS_MAP true
|
26 |
|
|
set_module_property GROUP ao486
|
27 |
|
|
set_module_property AUTHOR ""
|
28 |
|
|
set_module_property DISPLAY_NAME pit
|
29 |
|
|
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
|
30 |
|
|
set_module_property EDITABLE true
|
31 |
|
|
set_module_property ANALYZE_HDL AUTO
|
32 |
|
|
set_module_property REPORT_TO_TALKBACK false
|
33 |
|
|
set_module_property ALLOW_GREYBOX_GENERATION false
|
34 |
|
|
|
35 |
|
|
|
36 |
|
|
#
|
37 |
|
|
# file sets
|
38 |
|
|
#
|
39 |
|
|
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
|
40 |
|
|
set_fileset_property QUARTUS_SYNTH TOP_LEVEL pit
|
41 |
|
|
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
|
42 |
|
|
add_fileset_file pit.v VERILOG PATH pit.v TOP_LEVEL_FILE
|
43 |
|
|
add_fileset_file pit_counter.v VERILOG PATH pit_counter.v
|
44 |
|
|
|
45 |
|
|
|
46 |
|
|
#
|
47 |
|
|
# parameters
|
48 |
|
|
#
|
49 |
|
|
|
50 |
|
|
|
51 |
|
|
#
|
52 |
|
|
# display items
|
53 |
|
|
#
|
54 |
|
|
|
55 |
|
|
|
56 |
|
|
#
|
57 |
|
|
# connection point clock
|
58 |
|
|
#
|
59 |
|
|
add_interface clock clock end
|
60 |
|
|
set_interface_property clock clockRate 0
|
61 |
|
|
set_interface_property clock ENABLED true
|
62 |
|
|
set_interface_property clock EXPORT_OF ""
|
63 |
|
|
set_interface_property clock PORT_NAME_MAP ""
|
64 |
|
|
set_interface_property clock CMSIS_SVD_VARIABLES ""
|
65 |
|
|
set_interface_property clock SVD_ADDRESS_GROUP ""
|
66 |
|
|
|
67 |
|
|
add_interface_port clock clk clk Input 1
|
68 |
|
|
|
69 |
|
|
|
70 |
|
|
#
|
71 |
|
|
# connection point io
|
72 |
|
|
#
|
73 |
|
|
add_interface io avalon end
|
74 |
|
|
set_interface_property io addressUnits WORDS
|
75 |
|
|
set_interface_property io associatedClock clock
|
76 |
|
|
set_interface_property io associatedReset reset_sink
|
77 |
|
|
set_interface_property io bitsPerSymbol 8
|
78 |
|
|
set_interface_property io burstOnBurstBoundariesOnly false
|
79 |
|
|
set_interface_property io burstcountUnits WORDS
|
80 |
|
|
set_interface_property io explicitAddressSpan 0
|
81 |
|
|
set_interface_property io holdTime 0
|
82 |
|
|
set_interface_property io linewrapBursts false
|
83 |
|
|
set_interface_property io maximumPendingReadTransactions 0
|
84 |
|
|
set_interface_property io readLatency 0
|
85 |
|
|
set_interface_property io readWaitTime 1
|
86 |
|
|
set_interface_property io setupTime 0
|
87 |
|
|
set_interface_property io timingUnits Cycles
|
88 |
|
|
set_interface_property io writeWaitTime 0
|
89 |
|
|
set_interface_property io ENABLED true
|
90 |
|
|
set_interface_property io EXPORT_OF ""
|
91 |
|
|
set_interface_property io PORT_NAME_MAP ""
|
92 |
|
|
set_interface_property io CMSIS_SVD_VARIABLES ""
|
93 |
|
|
set_interface_property io SVD_ADDRESS_GROUP ""
|
94 |
|
|
|
95 |
|
|
add_interface_port io io_address address Input 2
|
96 |
|
|
add_interface_port io io_read read Input 1
|
97 |
|
|
add_interface_port io io_readdata readdata Output 8
|
98 |
|
|
add_interface_port io io_write write Input 1
|
99 |
|
|
add_interface_port io io_writedata writedata Input 8
|
100 |
|
|
set_interface_assignment io embeddedsw.configuration.isFlash 0
|
101 |
|
|
set_interface_assignment io embeddedsw.configuration.isMemoryDevice 0
|
102 |
|
|
set_interface_assignment io embeddedsw.configuration.isNonVolatileStorage 0
|
103 |
|
|
set_interface_assignment io embeddedsw.configuration.isPrintableDevice 0
|
104 |
|
|
|
105 |
|
|
|
106 |
|
|
#
|
107 |
|
|
# connection point mgmt
|
108 |
|
|
#
|
109 |
|
|
add_interface mgmt avalon end
|
110 |
|
|
set_interface_property mgmt addressUnits WORDS
|
111 |
|
|
set_interface_property mgmt associatedClock clock
|
112 |
|
|
set_interface_property mgmt associatedReset reset_sink
|
113 |
|
|
set_interface_property mgmt bitsPerSymbol 8
|
114 |
|
|
set_interface_property mgmt burstOnBurstBoundariesOnly false
|
115 |
|
|
set_interface_property mgmt burstcountUnits WORDS
|
116 |
|
|
set_interface_property mgmt explicitAddressSpan 0
|
117 |
|
|
set_interface_property mgmt holdTime 0
|
118 |
|
|
set_interface_property mgmt linewrapBursts false
|
119 |
|
|
set_interface_property mgmt maximumPendingReadTransactions 0
|
120 |
|
|
set_interface_property mgmt readLatency 0
|
121 |
|
|
set_interface_property mgmt readWaitTime 1
|
122 |
|
|
set_interface_property mgmt setupTime 0
|
123 |
|
|
set_interface_property mgmt timingUnits Cycles
|
124 |
|
|
set_interface_property mgmt writeWaitTime 0
|
125 |
|
|
set_interface_property mgmt ENABLED true
|
126 |
|
|
set_interface_property mgmt EXPORT_OF ""
|
127 |
|
|
set_interface_property mgmt PORT_NAME_MAP ""
|
128 |
|
|
set_interface_property mgmt CMSIS_SVD_VARIABLES ""
|
129 |
|
|
set_interface_property mgmt SVD_ADDRESS_GROUP ""
|
130 |
|
|
|
131 |
|
|
add_interface_port mgmt mgmt_address address Input 1
|
132 |
|
|
add_interface_port mgmt mgmt_write write Input 1
|
133 |
|
|
add_interface_port mgmt mgmt_writedata writedata Input 32
|
134 |
|
|
set_interface_assignment mgmt embeddedsw.configuration.isFlash 0
|
135 |
|
|
set_interface_assignment mgmt embeddedsw.configuration.isMemoryDevice 0
|
136 |
|
|
set_interface_assignment mgmt embeddedsw.configuration.isNonVolatileStorage 0
|
137 |
|
|
set_interface_assignment mgmt embeddedsw.configuration.isPrintableDevice 0
|
138 |
|
|
|
139 |
|
|
|
140 |
|
|
#
|
141 |
|
|
# connection point reset_sink
|
142 |
|
|
#
|
143 |
|
|
add_interface reset_sink reset end
|
144 |
|
|
set_interface_property reset_sink associatedClock clock
|
145 |
|
|
set_interface_property reset_sink synchronousEdges DEASSERT
|
146 |
|
|
set_interface_property reset_sink ENABLED true
|
147 |
|
|
set_interface_property reset_sink EXPORT_OF ""
|
148 |
|
|
set_interface_property reset_sink PORT_NAME_MAP ""
|
149 |
|
|
set_interface_property reset_sink CMSIS_SVD_VARIABLES ""
|
150 |
|
|
set_interface_property reset_sink SVD_ADDRESS_GROUP ""
|
151 |
|
|
|
152 |
|
|
add_interface_port reset_sink rst_n reset_n Input 1
|
153 |
|
|
|
154 |
|
|
|
155 |
|
|
#
|
156 |
|
|
# connection point conduit_speaker_61h
|
157 |
|
|
#
|
158 |
|
|
add_interface conduit_speaker_61h conduit end
|
159 |
|
|
set_interface_property conduit_speaker_61h associatedClock clock
|
160 |
|
|
set_interface_property conduit_speaker_61h associatedReset reset_sink
|
161 |
|
|
set_interface_property conduit_speaker_61h ENABLED true
|
162 |
|
|
set_interface_property conduit_speaker_61h EXPORT_OF ""
|
163 |
|
|
set_interface_property conduit_speaker_61h PORT_NAME_MAP ""
|
164 |
|
|
set_interface_property conduit_speaker_61h CMSIS_SVD_VARIABLES ""
|
165 |
|
|
set_interface_property conduit_speaker_61h SVD_ADDRESS_GROUP ""
|
166 |
|
|
|
167 |
|
|
add_interface_port conduit_speaker_61h speaker_61h_read export Input 1
|
168 |
|
|
add_interface_port conduit_speaker_61h speaker_61h_readdata export Output 8
|
169 |
|
|
add_interface_port conduit_speaker_61h speaker_61h_write export Input 1
|
170 |
|
|
add_interface_port conduit_speaker_61h speaker_61h_writedata export Input 8
|
171 |
|
|
|
172 |
|
|
|
173 |
|
|
#
|
174 |
|
|
# connection point conduit_speaker
|
175 |
|
|
#
|
176 |
|
|
add_interface conduit_speaker conduit end
|
177 |
|
|
set_interface_property conduit_speaker associatedClock clock
|
178 |
|
|
set_interface_property conduit_speaker associatedReset reset_sink
|
179 |
|
|
set_interface_property conduit_speaker ENABLED true
|
180 |
|
|
set_interface_property conduit_speaker EXPORT_OF ""
|
181 |
|
|
set_interface_property conduit_speaker PORT_NAME_MAP ""
|
182 |
|
|
set_interface_property conduit_speaker CMSIS_SVD_VARIABLES ""
|
183 |
|
|
set_interface_property conduit_speaker SVD_ADDRESS_GROUP ""
|
184 |
|
|
|
185 |
|
|
add_interface_port conduit_speaker speaker_enable export Output 1
|
186 |
|
|
add_interface_port conduit_speaker speaker_out export Output 1
|
187 |
|
|
|
188 |
|
|
|
189 |
|
|
#
|
190 |
|
|
# connection point interrupt_pit
|
191 |
|
|
#
|
192 |
|
|
add_interface interrupt_pit interrupt end
|
193 |
|
|
set_interface_property interrupt_pit associatedAddressablePoint io
|
194 |
|
|
set_interface_property interrupt_pit associatedClock clock
|
195 |
|
|
set_interface_property interrupt_pit associatedReset reset_sink
|
196 |
|
|
set_interface_property interrupt_pit ENABLED true
|
197 |
|
|
set_interface_property interrupt_pit EXPORT_OF ""
|
198 |
|
|
set_interface_property interrupt_pit PORT_NAME_MAP ""
|
199 |
|
|
set_interface_property interrupt_pit CMSIS_SVD_VARIABLES ""
|
200 |
|
|
set_interface_property interrupt_pit SVD_ADDRESS_GROUP ""
|
201 |
|
|
|
202 |
|
|
add_interface_port interrupt_pit irq irq Output 1
|
203 |
|
|
|