OpenCores
URL https://opencores.org/ocsvn/ao486/ao486/trunk

Subversion Repositories ao486

[/] [ao486/] [trunk/] [rtl/] [soc/] [sound/] [sound_hw.tcl] - Blame information for rev 3

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 alfik
# TCL File Generated by Component Editor 13.1
2
# Thu Jan 16 23:23:45 CET 2014
3
# DO NOT MODIFY
4
 
5
 
6
# 
7
# sound "sound" v1.0
8
#  2014.01.16.23:23:45
9
# 
10
# 
11
 
12
# 
13
# request TCL package from ACDS 13.1
14
# 
15
package require -exact qsys 13.1
16
 
17
 
18
# 
19
# module sound
20
# 
21
set_module_property DESCRIPTION ""
22
set_module_property NAME sound
23
set_module_property VERSION 1.0
24
set_module_property INTERNAL false
25
set_module_property OPAQUE_ADDRESS_MAP true
26
set_module_property GROUP ao486
27
set_module_property AUTHOR ""
28
set_module_property DISPLAY_NAME sound
29
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
30
set_module_property EDITABLE true
31
set_module_property ANALYZE_HDL AUTO
32
set_module_property REPORT_TO_TALKBACK false
33
set_module_property ALLOW_GREYBOX_GENERATION false
34
 
35
 
36
# 
37
# file sets
38
# 
39
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
40
set_fileset_property QUARTUS_SYNTH TOP_LEVEL sound
41
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
42
add_fileset_file sound.v VERILOG PATH sound.v TOP_LEVEL_FILE
43
add_fileset_file sound_dsp.v VERILOG PATH sound_dsp.v
44
add_fileset_file sound_opl2.v VERILOG PATH sound_opl2.v
45
add_fileset_file sound_opl2_channel.v VERILOG PATH sound_opl2_channel.v
46
add_fileset_file sound_opl2_operator.v VERILOG PATH sound_opl2_operator.v
47
 
48
 
49
# 
50
# parameters
51
# 
52
 
53
 
54
# 
55
# display items
56
# 
57
 
58
 
59
# 
60
# connection point clock
61
# 
62
add_interface clock clock end
63
set_interface_property clock clockRate 0
64
set_interface_property clock ENABLED true
65
set_interface_property clock EXPORT_OF ""
66
set_interface_property clock PORT_NAME_MAP ""
67
set_interface_property clock CMSIS_SVD_VARIABLES ""
68
set_interface_property clock SVD_ADDRESS_GROUP ""
69
 
70
add_interface_port clock clk clk Input 1
71
 
72
 
73
# 
74
# connection point io
75
# 
76
add_interface io avalon end
77
set_interface_property io addressUnits WORDS
78
set_interface_property io associatedClock clock
79
set_interface_property io associatedReset reset_sink
80
set_interface_property io bitsPerSymbol 8
81
set_interface_property io burstOnBurstBoundariesOnly false
82
set_interface_property io burstcountUnits WORDS
83
set_interface_property io explicitAddressSpan 0
84
set_interface_property io holdTime 0
85
set_interface_property io linewrapBursts false
86
set_interface_property io maximumPendingReadTransactions 0
87
set_interface_property io readLatency 0
88
set_interface_property io readWaitTime 1
89
set_interface_property io setupTime 0
90
set_interface_property io timingUnits Cycles
91
set_interface_property io writeWaitTime 0
92
set_interface_property io ENABLED true
93
set_interface_property io EXPORT_OF ""
94
set_interface_property io PORT_NAME_MAP ""
95
set_interface_property io CMSIS_SVD_VARIABLES ""
96
set_interface_property io SVD_ADDRESS_GROUP ""
97
 
98
add_interface_port io io_address address Input 4
99
add_interface_port io io_read read Input 1
100
add_interface_port io io_readdata readdata Output 8
101
add_interface_port io io_write write Input 1
102
add_interface_port io io_writedata writedata Input 8
103
set_interface_assignment io embeddedsw.configuration.isFlash 0
104
set_interface_assignment io embeddedsw.configuration.isMemoryDevice 0
105
set_interface_assignment io embeddedsw.configuration.isNonVolatileStorage 0
106
set_interface_assignment io embeddedsw.configuration.isPrintableDevice 0
107
 
108
 
109
# 
110
# connection point fm
111
# 
112
add_interface fm avalon end
113
set_interface_property fm addressUnits WORDS
114
set_interface_property fm associatedClock clock
115
set_interface_property fm associatedReset reset_sink
116
set_interface_property fm bitsPerSymbol 8
117
set_interface_property fm burstOnBurstBoundariesOnly false
118
set_interface_property fm burstcountUnits WORDS
119
set_interface_property fm explicitAddressSpan 0
120
set_interface_property fm holdTime 0
121
set_interface_property fm linewrapBursts false
122
set_interface_property fm maximumPendingReadTransactions 0
123
set_interface_property fm readLatency 0
124
set_interface_property fm readWaitTime 1
125
set_interface_property fm setupTime 0
126
set_interface_property fm timingUnits Cycles
127
set_interface_property fm writeWaitTime 0
128
set_interface_property fm ENABLED true
129
set_interface_property fm EXPORT_OF ""
130
set_interface_property fm PORT_NAME_MAP ""
131
set_interface_property fm CMSIS_SVD_VARIABLES ""
132
set_interface_property fm SVD_ADDRESS_GROUP ""
133
 
134
add_interface_port fm fm_address address Input 1
135
add_interface_port fm fm_read read Input 1
136
add_interface_port fm fm_readdata readdata Output 8
137
add_interface_port fm fm_write write Input 1
138
add_interface_port fm fm_writedata writedata Input 8
139
set_interface_assignment fm embeddedsw.configuration.isFlash 0
140
set_interface_assignment fm embeddedsw.configuration.isMemoryDevice 0
141
set_interface_assignment fm embeddedsw.configuration.isNonVolatileStorage 0
142
set_interface_assignment fm embeddedsw.configuration.isPrintableDevice 0
143
 
144
 
145
# 
146
# connection point mgmt
147
# 
148
add_interface mgmt avalon end
149
set_interface_property mgmt addressUnits WORDS
150
set_interface_property mgmt associatedClock clock
151
set_interface_property mgmt associatedReset reset_sink
152
set_interface_property mgmt bitsPerSymbol 8
153
set_interface_property mgmt burstOnBurstBoundariesOnly false
154
set_interface_property mgmt burstcountUnits WORDS
155
set_interface_property mgmt explicitAddressSpan 0
156
set_interface_property mgmt holdTime 0
157
set_interface_property mgmt linewrapBursts false
158
set_interface_property mgmt maximumPendingReadTransactions 0
159
set_interface_property mgmt readLatency 0
160
set_interface_property mgmt readWaitTime 1
161
set_interface_property mgmt setupTime 0
162
set_interface_property mgmt timingUnits Cycles
163
set_interface_property mgmt writeWaitTime 0
164
set_interface_property mgmt ENABLED true
165
set_interface_property mgmt EXPORT_OF ""
166
set_interface_property mgmt PORT_NAME_MAP ""
167
set_interface_property mgmt CMSIS_SVD_VARIABLES ""
168
set_interface_property mgmt SVD_ADDRESS_GROUP ""
169
 
170
add_interface_port mgmt mgmt_address address Input 9
171
add_interface_port mgmt mgmt_write write Input 1
172
add_interface_port mgmt mgmt_writedata writedata Input 32
173
set_interface_assignment mgmt embeddedsw.configuration.isFlash 0
174
set_interface_assignment mgmt embeddedsw.configuration.isMemoryDevice 0
175
set_interface_assignment mgmt embeddedsw.configuration.isNonVolatileStorage 0
176
set_interface_assignment mgmt embeddedsw.configuration.isPrintableDevice 0
177
 
178
 
179
# 
180
# connection point reset_sink
181
# 
182
add_interface reset_sink reset end
183
set_interface_property reset_sink associatedClock clock
184
set_interface_property reset_sink synchronousEdges DEASSERT
185
set_interface_property reset_sink ENABLED true
186
set_interface_property reset_sink EXPORT_OF ""
187
set_interface_property reset_sink PORT_NAME_MAP ""
188
set_interface_property reset_sink CMSIS_SVD_VARIABLES ""
189
set_interface_property reset_sink SVD_ADDRESS_GROUP ""
190
 
191
add_interface_port reset_sink rst_n reset_n Input 1
192
 
193
 
194
# 
195
# connection point interrupt_sender
196
# 
197
add_interface interrupt_sender interrupt end
198
set_interface_property interrupt_sender associatedAddressablePoint ""
199
set_interface_property interrupt_sender associatedClock clock
200
set_interface_property interrupt_sender associatedReset reset_sink
201
set_interface_property interrupt_sender ENABLED true
202
set_interface_property interrupt_sender EXPORT_OF ""
203
set_interface_property interrupt_sender PORT_NAME_MAP ""
204
set_interface_property interrupt_sender CMSIS_SVD_VARIABLES ""
205
set_interface_property interrupt_sender SVD_ADDRESS_GROUP ""
206
 
207
add_interface_port interrupt_sender irq irq Output 1
208
 
209
 
210
# 
211
# connection point sound_master
212
# 
213
add_interface sound_master avalon start
214
set_interface_property sound_master addressUnits SYMBOLS
215
set_interface_property sound_master associatedClock clock
216
set_interface_property sound_master associatedReset reset_sink
217
set_interface_property sound_master bitsPerSymbol 8
218
set_interface_property sound_master burstOnBurstBoundariesOnly false
219
set_interface_property sound_master burstcountUnits WORDS
220
set_interface_property sound_master doStreamReads false
221
set_interface_property sound_master doStreamWrites false
222
set_interface_property sound_master holdTime 0
223
set_interface_property sound_master linewrapBursts false
224
set_interface_property sound_master maximumPendingReadTransactions 0
225
set_interface_property sound_master readLatency 0
226
set_interface_property sound_master readWaitTime 1
227
set_interface_property sound_master setupTime 0
228
set_interface_property sound_master timingUnits Cycles
229
set_interface_property sound_master writeWaitTime 0
230
set_interface_property sound_master ENABLED true
231
set_interface_property sound_master EXPORT_OF ""
232
set_interface_property sound_master PORT_NAME_MAP ""
233
set_interface_property sound_master CMSIS_SVD_VARIABLES ""
234
set_interface_property sound_master SVD_ADDRESS_GROUP ""
235
 
236
add_interface_port sound_master avm_write write Output 1
237
add_interface_port sound_master avm_writedata writedata Output 32
238
add_interface_port sound_master avm_address address Output 3
239
add_interface_port sound_master avm_waitrequest waitrequest Input 1
240
 
241
 
242
# 
243
# connection point conduit_speaker
244
# 
245
add_interface conduit_speaker conduit end
246
set_interface_property conduit_speaker associatedClock clock
247
set_interface_property conduit_speaker associatedReset reset_sink
248
set_interface_property conduit_speaker ENABLED true
249
set_interface_property conduit_speaker EXPORT_OF ""
250
set_interface_property conduit_speaker PORT_NAME_MAP ""
251
set_interface_property conduit_speaker CMSIS_SVD_VARIABLES ""
252
set_interface_property conduit_speaker SVD_ADDRESS_GROUP ""
253
 
254
add_interface_port conduit_speaker speaker_enable export Input 1
255
add_interface_port conduit_speaker speaker_out export Input 1
256
 
257
 
258
# 
259
# connection point conduit_dma_soundblaster
260
# 
261
add_interface conduit_dma_soundblaster conduit end
262
set_interface_property conduit_dma_soundblaster associatedClock clock
263
set_interface_property conduit_dma_soundblaster associatedReset reset_sink
264
set_interface_property conduit_dma_soundblaster ENABLED true
265
set_interface_property conduit_dma_soundblaster EXPORT_OF ""
266
set_interface_property conduit_dma_soundblaster PORT_NAME_MAP ""
267
set_interface_property conduit_dma_soundblaster CMSIS_SVD_VARIABLES ""
268
set_interface_property conduit_dma_soundblaster SVD_ADDRESS_GROUP ""
269
 
270
add_interface_port conduit_dma_soundblaster dma_soundblaster_req export Output 1
271
add_interface_port conduit_dma_soundblaster dma_soundblaster_ack export Input 1
272
add_interface_port conduit_dma_soundblaster dma_soundblaster_terminal export Input 1
273
add_interface_port conduit_dma_soundblaster dma_soundblaster_readdata export Input 8
274
add_interface_port conduit_dma_soundblaster dma_soundblaster_writedata export Output 8
275
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.